RENESAS

User's Manual

4

4502 Group
User's Manual

RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER

4500 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

Renesas Technology
www.renesas.com

Rev.	Date	Description	
		Page	Summary
1.00	Oct 09, 2002	–	First edition issued
2.00	Aug 27, 2004	All pages 1-4 1-5 1-24 1-26 1-30 1-31 1-32 1-41 1-50 1-51 2-43 3-8 3-30 3-35	Words standardized: On-chip oscillator, A/D converter "Ta=25°C" added. Description of $\overline{\text{RESET}}$ pin revised. Fig.20 : Some description added. Fig.22 : Note 5 added. Some description revised. Fig.25 : "DI" instruction added. Table 11: Revised. Table 15 : Port level revised, Note 6 added. Fig.49 : Some description added. Note on Power Source Voltage added. Table 2.7.1 : Port level revised, Note 6 added. Some description added. Fig.3.3.3 : Some description revised. Note on Power Source Voltage added.
2.01	Feb 02, 2005	1-2 1-4 1-29 1-49 1-104 1-105 2-33 3-31 3-42	Package name revised. Package name revised. • Timer 1 and timer 2 count start timing and count time when operation starts added. • Timer 1 and timer 2 count start timing and count time when operation starts added. Package name revised. Package name revised. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. Package outline revised.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

● CHAPTER 1 HARDWARE
This chapter describes features of the microcomputer and operation of each peripheral function.

● CHAPTER 2 APPLICATION
This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

● CHAPTER 3 APPENDIX
This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Renesas Technology Corp." Hompage (http://www.renesas.com/en/rom).

As for the Development tools and related documents, refer to the Software and Tools (http://www.renesas.com/en/tools) of "Renesas Technology Corp." Homepage.

Table of contents

CHAPTER 2 APPLICATION

CHAPTER 3 APPENDIX

List of figures

CHAPTER 1 HARDWARE

CHAPTER 2 APPLICATION

CHAPTER 3 APPENDIX

List of tables

CHAPTER 3 APPENDIX

CHAPTER 1

HARDWARE

DESCRIPTION
FEATURES
APPLICATION
PIN CONFIGURATION
BLOCK DIAGRAM
PERFORMANCE OVERVIEW
PIN DESCRIPTION
FUNCTION BLOCK OPERATIONS
ROM ORDERING METHOD
LIST OF PRECAUTIONS
CONTROL REGISTERS
INSTRUCTIONS
BUILT-IN PROM VERSION

DESCRIPTION

The 4502 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A/D converter.

The various microcomputers in the 4502 Group include variations of the built-in memory size as shown in the table below.

FEATURES

● Minimum instruction execution time .... 0.68 μs
  (at 4.4 MHz oscillation frequency, in high-speed mode)
● Supply voltage .... 2.7 to 5.5 V
  (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)

● Timers
  Timer 1 .... 8-bit timer with a reload register
  Timer 2 .... 8-bit timer with a reload register
● Interrupt .... 4 sources
● Key-on wakeup function pins 12
● Input/Output port 18
● A/D converter .... 10-bit successive comparison method
● Watchdog timer
● Clock generating circuit (ceramic resonator/RC oscillation)
● LED drive directly enabled (port D)
● Power-on reset circuit
● Voltage drop detection circuit .... VRST: Typ. 3.5 V
                                                          (Ta = 25 °C)

APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size ($\times$ 10 bits)	RAM size ($\times$ 4 bits)	Package	ROM type
M34502M2-XXXFP	2048 words	128 words	PRSP0024GA-A	Mask ROM
M34502M4-XXXFP	4096 words	256 words	PRSP0024GA-A	Mask ROM
M34502E4FP (**Note**)	4096 words	256 words	PRSP0024GA-A	One Time PROM

Note: Shipped in blank.

PIN CONFIGURATION

Outline PRSP0024GA-A (24P2Q-A)

Pin configuration (top view) (4502 Group)

I/O port

Internal peripheral functions

Timer
- Timer 1 (8 bits)
- Timer 2 (8 bits)

Watchdog timer
(16 bits)

A/D converter
(10 bits × 4 ch)

4500 Series CPU core

ALU (4 bits)

Register A (4 bits)   Register B (4 bits)
Register D (3 bits)   Register E (8 bits)
Stack register SK (8 levels)
Interrupt stack register SDP (1 level)

System clock generating circuit

X_{IN} - X_{OUT}

Power-on reset circuit

Voltage drop detection circuit

Memory

ROM
2048, 4096 words × 10 bits

RAM
128, 256 words × 4 bits

Port D   6

Port P3   2

Port P2   2

Port P1   4

Port P0   4

Block diagram (4502 Group)

PERFORMANCE OVERVIEW

Parameter			Function
Number of basic instructions			113
Minimum instruction execution time			0.68 μs (at 4.4 MHz oscillation frequency, in high-speed mode)
Memory sizes	ROM	M34502M2	2048 words $\times$ 10 bits
		M34502M4/E4	4096 words $\times$ 10 bits
	RAM	M34502M2	128 words $\times$ 4 bits
		M34502M4/E4	256 words $\times$ 4 bits
Input/Output ports	D_0–D_5	I/O	Six independent I/O ports. Input is examined by skip decision. Ports D_2 and D_3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D_2 and D_3 are also used as ports C and K, respectively.
	$P0_0$–$P0_3$	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.
	$P1_0$–$P1_3$	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports $P1_2$ and $P1_3$ are also used as CNTR and INT, respectively.
	$P2_0$, $P2_1$	I/O	2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports $P2_0$ and $P2_1$ are also used as A_{IN0} and A_{IN1}, respectively.
	$P3_0$, $P3_1$	I/O	2-bit I/O port; Ports $P3_0$ and $P3_1$ are also used as A_{IN2} and A_{IN3}, respectively.
	C	I/O	1-bit I/O; Port C is also used as port D_2.
	K	I/O	1-bit I/O; Port K is also used as port D_3.
	CNTR	Timer I/O	1-bit I/O; CNTR pin is also used as port $P1_2$.
	INT	Interrupt input	1-bit input; INT pin is also used as port $P1_3$.
	A_{IN0}, A_{IN1} A_{IN2}, A_{IN3}	Analog input	Four independent I/O ports. A_{IN0}–A_{IN3} is also used as ports $P2_0$, $P2_1$, $P3_0$, $P3_1$, respectively.
Timers	Timer 1		8-bit programmable timer with a reload register.
	Timer 2		8-bit programmable timer with a reload register and has a event counter.
A/D converter			10-bit wide, This is equipped with an 8-bit comparator function.
	Analog input		4 channel (A_{IN0} pin–A_{IN3} pin)
Interrupt	Sources		4 (one for external, two for timer, one for A/D)
	Nesting		1 level
Subroutine nesting			8 levels
Device structure			CMOS silicon gate
Package			24-pin plastic molded SSOP (PRSP0024GA-A)
Operating temperature range			−20 °C to 85 °C
Supply voltage			2.7 to 5.5 V (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)
Power dissipation (typical value)	Active mode		1.7 mA (Ta=25°C, V_{DD} = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state)
	RAM back-up mode		0.1 μA (Ta=25°C, V_{DD} = 5 V, output transistors in the cut-off state)

PIN DESCRIPTION

Pin	Name	Input/Output	Function
V_{DD}	Power supply	—	Connected to a plus power supply.
V_{SS}	Ground	—	Connected to a 0 V power supply.
CNV_{SS}	CNV_{SS}	—	Connect CNV_{SS} to V_{SS} and apply "L" (0V) to CNV_{SS} certainly.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
X_{IN}	System clock input	Input	I/O pins of the system clock generating circuit. When using a ceramic resonator, connect it between pins X_{IN} and X_{OUT}. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to X_{IN}, and leave X_{OUT} pin open.
X_{OUT}	System clock output	Output	
D_0–D_5	I/O port D	I/O	Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D_2 and D_3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D_2 and D_3 are also used as ports C and K, respectively.
$P0_0$–$P0_3$	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
$P1_0$–$P1_3$	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports $P1_2$ and $P1_3$ are also used as CNTR and INT, respectively.
$P2_0$, $P2_1$	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports $P2_0$ and $P2_1$ are also used as AIN_0 and AIN_1, respectively.
$P3_0$, $P3_1$	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Ports $P3_0$ and $P3_1$ are also used as AIN_2 and AIN_3, respectively.
Port C	I/O port C	I/O	1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D_2.
Port K	I/O port K	I/O	1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D_3.
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port $P1_2$.
INT	Interrupt input	Input	INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port $P1_3$.
AIN_0–AIN_3	Analog input	Input	A/D converter analog input pins. AIN_0 and AIN_1 are also used as ports $P2_0$ and $P2_1$, respectively. AIN_2 and AIN_3 are also used as ports $P3_0$ and $P3_1$, respectively.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D_2	C	C	D_2	$P2_0$	AIN_0	AIN_0	$P2_0$
D_3	K	K	D_3	$P2_1$	AIN_1	AIN_1	$P2_1$
$P1_2$	CNTR	CNTR	$P1_2$	$P3_0$	AIN_2	AIN_2	$P3_0$
$P1_3$	INT	INT	$P1_3$	$P3_1$	AIN_3	AIN_3	$P3_1$

Notes 1: Pins except above have just single function.
2: The input/output of D_2, D_3, $P1_2$ and $P1_3$ can be used even when C, K, CNTR (input) and INT are selected.
3: The input of $P1_2$ can be used even when CNTR (output) is selected.
4: The input/output of $P2_0$, $P2_1$, $P3_0$ and $P3_1$ can be used even when AIN_0, AIN_1, AIN_2 and AIN_3 are selected.

DEFINITION OF CLOCK AND CYCLE

● Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.
- External ceramic resonator
- External RC oscillation
- Clock ($f(X_{IN})$) by the external clock
- Clock ($f(RING)$) of the on-chip oscillator which is the internal oscillator.]

● System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bits 2 and 3 of the clock control register MR.

● Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

● Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

Register MR		System clock	Operation mode
MR_3	MR_2	(Note 1)	
0	0	$f(X_{IN})$ or $f(RING)$	High-speed mode
0	1	$f(X_{IN})/2$ or $f(RING)/2$	Middle-speed mode
1	0	$f(X_{IN})/4$ or $f(RING)/4$	Low-speed mode
1	1	$f(X_{IN})/8$ or $f(RING)/8$	Default mode

Notes 1: The on-chip oscillator clock is $f(RING)$, the clock by the ceramic resonator, RC oscillation or external clock is $f(X_{IN})$.

2: The default mode is selected after system is released from reset and is returned from RAM back-up.

PORT FUNCTION

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D_0, D_1, D_4, D_5 D_2/C D_3/K	I/O (6)	N-channel open-drain	1	SD, RD SZD, CLD SCP, RCP SNZCP IAK, OKA	 PU2, K2	 Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P0	$P0_0$–$P0_3$	I/O (4)	N-channel open-drain	4	OP0A IAP0	PU0, K0	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P1	$P1_0$, $P1_1$ $P1_2$/CNTR, $P1_3$/INT	I/O (4)	N-channel open-drain	4	OP1A IAP1	PU1, K1 W6, I1	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P2	$P2_0$/A_{IN0} $P2_1$/A_{IN1}	I/O (2)	N-channel open-drain	2	OP2A IAP2	PU2, K2 Q1	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P3	$P3_0$/A_{IN2} $P3_1$/A_{IN3}	I/O (2)	N-channel open-drain	2	OP3A IAP3	Q1	

CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
X$_{IN}$	Connect to V$_{SS}$.	System operates by the on-chip oscillator. (Note 1)
X$_{OUT}$	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the on-chip oscillator. (Note 1)
D$_0$, D$_1$	Open. (Output latch is set to "1.")	————
D$_4$, D$_5$	Open. (Output latch is set to "0.")	————
	Connect to V$_{SS}$.	————
D$_2$/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D$_3$/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V$_{SS}$.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P0$_0$–P0$_3$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V$_{SS}$.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P1$_0$, P1$_1$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P1$_2$/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V$_{SS}$.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P1$_3$/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V$_{SS}$.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P2$_0$/A$_{IN0}$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P2$_1$/A$_{IN1}$	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V$_{SS}$.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P3$_0$/A$_{IN2}$	Open. (Output latch is set to "1.")	————
P3$_1$/A$_{IN3}$	Open. (Output latch is set to "0.")	————
	Connect to V$_{SS}$.	————

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).
2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.
4: When selecting the key-on wakeup function, select also the pull-up function.
5: Clear the bit 3 (I1$_3$) of register I1 to "0" to disable to input to INT pin (after reset: I1$_3$ = "0")

(Note when connecting to V$_{SS}$)
● Connect the unused pins to V$_{SS}$ using the thickest wire at the shortest distance against noise.

PORT BLOCK DIAGRAMS

Notes 1: ----◄---- This symbol represents a parasitic diode on the port.
2: Applied potential to ports D_2/C and D_3/K must be V_{DD} or less.

Port block diagram (1)

Port block diagram (2)

Notes 1: ----◄---- This symbol represents a parasitic diode on the port.
      2: i represents 0 or 1.
      3: j represents 2 or 3.
      4: Applied potential to port P0 must be V_{DD} or less.

Port block diagram (3)

Notes 1: ----◄---- This symbol represents a parasitic diode on the port.
2: i represents 0 or 1.
3: Applied potential to port P1 must be V_{DD} or less.

Port block diagram (4)

External interrupt circuit structure

FUNCTION BLOCK OPERATIONS
CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A_0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

Fig. 1 AMC instruction execution example

Fig. 2 RAR instruction execution example

Fig. 3 Registers A, B and register E

Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;
- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first **BM** instruction, and the contents of program counter is stored in SK_0. When the **BM** instruction is executed after eight stack registers are used $((SP) = 7)$, $(SP) = 0$ and the contents of SK_0 is destroyed.

Fig. 5   Stack registers (SKs) structure

Note : Returning to the **BM** instruction execution address with the **RT** instruction, and the **BM** instruction becomes the **NOP** instruction.

Fig. 6   Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Fig. 7 Program counter (PC) structure

Fig. 8 Data pointer (DP) structure

Fig. 9 SD instruction execution example

PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34502M4.

Table 1 ROM size and pages

Part number	ROM (PROM) size ($\times$ 10 bits)	Pages
M34502M2	2048 words	16 (0 to 15)
M34502M4	4096 words	32 (0 to 31)
M34502E4	4096 words	32 (0 to 31)

A part of page 1 (addresses 0080_{16} to $00FF_{16}$) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 0100_{16} to $017F_{16}$) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.

Fig. 10 ROM map of M34502M4/M34502E4

Fig. 11 Page 1 (addresses 0080_{16} to $00FF_{16}$) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34502M2	128 words ✕ 4 bits (512 bits)
M34502M4	256 words ✕ 4 bits (1024 bits)
M34502E4	256 words ✕ 4 bits (1024 bits)

Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.
• An interrupt activated condition is satisfied (request flag = "1")
• Interrupt enable bit is enabled ("1")
• Interrupt enable flag is enabled (INTE = "1")
Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.
Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.
Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;
• an interrupt occurs, or
• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	A/D interrupt	Completion of A/D conversion	Address C in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	$V1_0$
Timer 1 interrupt	T1F	SNZT1	$V1_2$
Timer 2 interrupt	T2F	SNZT2	$V1_3$
A/D interrupt	ADF	SNZAD	$V2_2$

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

• Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

• Interrupt enable flag (INTE)

INTE flag is cleared to "0" so that interrupts are disabled.

• Interrupt request flag

Only the request flag for the current interrupt source is cleared to "0."

• Data pointer, carry flag, skip flag, registers A and B

The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine.

Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)

Fig. 13 Program example of interrupt processing

• Program counter (PC)
.... Each interrupt address

• Stack register (SK)
.... The address of main routine to be executed when returning

• Interrupt enable flag (INTE)
.... 0 (Interrupt disabled)

• Interrupt request flag (only the flag for the current interrupt source) 0

• Data pointer, carry flag, registers A and B, skip flag
.... Stored in the interrupt stack register (SDP) automatically

Fig. 14 Internal state when interrupt occurs

Fig. 15 Interrupt system diagram

(6) Interrupt control registers

• Interrupt control register V1
Interrupt enable bits of external 0, timer 1 and timer 2 are as-
signed to register V1. Set the contents of this register through
register A with the TV1A instruction. The TAV1 instruction can be
used to transfer the contents of register V1 to register A.

• Interrupt control register V2
The A/D interrupt enable bit is assigned to register V2. Set the
contents of this register through register A with the TV2A instruc-
tion. The TAV2 instruction can be used to transfer the contents of
register V2 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at reset : 0000_2	at RAM back-up : 0000_2	R/W
$V1_3$	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)	
$V1_2$	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)	
$V1_1$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
$V1_0$	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

Interrupt control register V2		at reset : 0000_2	at RAM back-up : 0000_2	R/W
$V2_3$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
$V2_2$	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)	
$V2_1$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
$V2_0$	Not used	0	This bit has no function, but read/write is enabled.	
		1		

Notes 1: "R" represents read enabled, and "W" represents write enabled.
  2: These instructions are equivalent to the NOP instrucion.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt en-
able bits ($V1_0$, $V1_2$, $V1_3$, $V2_2$), and interrupt request flag are "1."
The interrupt actually occurs 2 to 3 machine cycles after the cycle
in which all three conditions are satisfied. The interrupt occurs after
3 machine cycles only when the three interrupt conditions are sat-
isfied on execution of other than one-cycle instructions (Refer to
Figure 16).

● When an interrupt request flag is set after its interrupt is enabled (Note 1)

Fig. 16 Interrupt sequence

Notes 1: The 4502 Group operates in the default mode after system is released from reset (system clock = operation source clock divided by 8).
2: The address is stacked to the last cycle.
3: This interval of cycles depends on the executed instruction at the time when each interrupt activated condition is satisfied.

EXTERNAL INTERRUPTS

The 4502 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	INT	When the next waveform is input to INT pin • Falling waveform ("H"→"L") • Rising waveform ("L"→"H") • Both rising and falling waveforms	$I1_1$ $I1_2$

Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
② Select the valid waveform with the bits 1 and 2 of register I1.
③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
⑤ Set both the external 0 interrupt enable bit ($V1_0$) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External interrupt control registers
• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

Interrupt control register I1		at reset : 0000_2	at RAM back-up : state retained	R/W
$I1_3$	INT pin input control bit (Note 2)	0	INT pin input disabled	
		1	INT pin input enabled	
$I1_2$	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SNZI0 instruction)/"L" level	
		1	Rising waveform ("H" level of INT pin is recognized with the SNZI0 instruction)/"H" level	
$I1_1$	INT pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
$I1_0$	INT pin timer 1 control enable bit	0	Disabled	
		1	Enabled	

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of $I1_2$ and $I1_3$ are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 ($V1_0$) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

(3) Notes on interrupts

① Note [1] on bit 3 of register I1
When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18①) and then, change the bit 3 of register I1.
In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18②).
Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18③).

```
          ⋮
   LA    4      ; (✕✕✕0₂)
   TV1A         ; The SNZ0 instruction is valid ........... ①
   LA    8      ; (1✕✕✕₂)
   TI1A         ; Control of INT pin input is changed
   NOP          ........................................... ②
   SNZ0         ; The SNZ0 instruction is executed
                 (EXF0 flag cleared)
   NOP          ........................................... ③
          ⋮
      ✕ : these bits are not used here.
```

Fig. 18 External 0 interrupt program example-1

② Note [2] on bit 3 of register I1
When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

```
          ⋮
   LA    0      ; (00✕✕₂)
   TI1A         ; Input of INT disabled ........................ ①
   DI
   EPOF
   POF          ; RAM back-up
          ⋮
      ✕ : these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

③ Note [3] on bit 2 of register I1
When the interrupt valid waveform of the P1₃/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1 is changed.
In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②).
Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).

```
          ⋮
   LA    4      ; (✕✕✕0₂)
   TV1A         ; The SNZ0 instruction is valid ........... ①
   LA    12     ; (✕1✕✕₂)
   TI1A         ; Interrupt valid waveform is changed
   NOP          ........................................... ②
   SNZ0         ; The SNZ0 instruction is executed
                 (EXF0 flag cleared)
   NOP          ........................................... ③
          ⋮
      ✕ : these bits are not used here.
```

Fig. 20 External 0 interrupt program example-3

TIMERS

The 4502 Group has the following timers.

- Programmable timer

  The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

  The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.

Fig. 21 Auto-reload function

The 4502 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

  (Timers 1 and 2 have the interrupt function, respectively)

- 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	Frequency divider	• Instruction clock	4, 16	• Timer 1 and 2 count sources	W1
Timer 1	8-bit programmable binary down counter (link to INT input)	• Prescaler output (ORCLK)	1 to 256	• Timer 2 count source • CNTR output • Timer 1 interrupt	W1 W2 W6
Timer 2	8-bit programmable binary down counter	• Timer 1 underflow • Prescaler output (ORCLK) • CNTR input • System clock	1 to 256	• CNTR output • Timer 2 interrupt	W2 W6
16-bit timer	16-bit fixed dividing frequency binary down counter	• Instruction clock	65536	• Watchdog timer (The 16th bit is counted twice)	

System clock

Instruction clock

Prescaler

MR_3, MR_2

Division circuit
- divided by 8
- divided by 4
- divided by 2

11
10
01
00

X_{IN}

Clock generation circuit

Internal clock generating circuit (divided by 3)

W_{13}

0
1

1/4
1/16

W_{12}

0
1

ORCLK

I_{12} Falling

P_{13}/INT

I_{13}

Rising

0
1

One-sided edge detection circuit

Both edges detection circuit

I_{11}

0
1

(Note 1)

S Q
R

W_{10}

1
0

I_{10}

W_{22}

Timer 1 underflow signal

(Note 2) W_{11}

0
1

Timer 1 (8)

T1F

Timer 1 interrupt

Reload register R1 (8)

T1AB (TR1AB) T1AB

(TAB1) Register B Register A (TAB1)

Timer 1 underflow signal

W_{21}, W_{20}

00
01
10
11

W_{23} (Note 2)

0
1

Timer 2 (8)

T2F

Timer 2 interrupt

Reload register R2 (8)

(T2AB)

(TAB2) Register B Register A (TAB2)

$P_{12}/CNTR$

W_{60}

0
1

P_{12} output

W_{61}

0
1

1/2
1/2

Timer 2 underflow signal

16-bit timer (WDT)

Instruction clock

1 16

WRST instruction (Note 3)

S Q
R

WDF1

Reset signal (Note 5)

DWDT instruction + WRST instruction (Note 4)

S Q
R

WEF

D Q
T R

WDF2

Watchdog reset signal

Reset signal

Data is set automatically from each reload register when timer 1 or 2 underflows (auto-reload function)

Notes 1: Timer 1 count start synchronous circuit is set by the valid edge of P_{13}/INT pin selected by bits 1 (I_{11}) and 2 (I_{12}) of register I1.
2: Count source is stopped by clearing to "0."
3: When the WRST instruction is executed at WDF1 flag = "1," WDF1 flag is cleared to "0" and the next instruction is skipped.
When the WRST instruction is executed at WDF1 flag = "0," skip is not executed.
4: When the DWDT and WRST instructions are executed continuously, WEF flag is cleared to "0" and reset by watchdog timer is not executed.
5: The WEF flag is set to "1" at system reset or RAM back-up mode.

Fig. 22 Timers structure

Table 10 Timer control registers

	Timer control register W1		at reset : 0000$_2$	at RAM back-up : 0000$_2$	R/W
W1$_3$	Prescaler control bit	0	Stop (state initialized)		
		1	Operating		
W1$_2$	Prescaler dividing ratio selection bit	0	Instruction clock divided by 4		
		1	Instruction clock divided by 16		
W1$_1$	Timer 1 control bit	0	Stop (state retained)		
		1	Operating		
W1$_0$	Timer 1 count start synchronous circuit control bit	0	Count start synchronous circuit not selected		
		1	Count start synchronous circuit selected		

	Timer control register W2			at reset : 0000$_2$	at RAM back-up : state retained	R/W
W2$_3$	Timer 2 control bit		0	Stop (state retained)		
			1	Operating		
W2$_2$	Timer 1 count auto-stop circuit selection bit (Note 2)		0	Count auto-stop circuit not selected		
			1	Count auto-stop circuit selected		
W2$_1$		W2$_1$	W2$_0$	Count source		
		0	0	Timer 1 underflow signal		
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W2$_0$		1	0	CNTR input		
		1	1	System clock		

	Timer control register W6		at reset : 0000$_2$	at RAM back-up : state retained	R/W
W6$_3$	Not used	0	This bit has no function, but read/write is enabled.		
		1			
W6$_2$	Not used	0	This bit has no function, but read/write is enabled.		
		1			
W6$_1$	CNTR output selection bit	0	Timer 1 underflow signal divided by 2 output		
		1	Timer 2 underflow signal divided by 2 output		
W6$_0$	P1$_2$/CNTR function selection bit	0	P1$_2$(I/O)/CNTR input (Note 3)		
		1	P1$_2$ (input)/CNTR input/output (Note 3)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.
　　　 2: This function is valid only when the timer 1 count start synchronization circuit is selected.
　　　 3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

(1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W6

Register W6 controls the P1$_2$/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock.
Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

① set data in timer 1, and

② set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

① set data in timer 2,

② select the count source with the bits 0 and 1 of register W2, and

③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H"→"L" or "L"→"H") of INT pin input. This valid waveform is selected by bits 1 ($I1_1$) and 2 ($I1_2$) of register I1 as follows;

• $I1_1$ = "0": Synchronized with one-sided edge (falling or rising)

• $I1_1$ = "1": Synchronized with both edges (both falling and rising)

When register $I1_1$="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;

• $I1_2$ = "0": Falling waveform

• $I1_2$ = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit $I1_0$ to "0" or reset.

However, when the count auto-stop circuit is selected (register $W2_2$ = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(8) Timer input/output pin (P1₂/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P1$_2$/CNTR pin function can be selected by bit 0 of register W6.

The CNTR output signal can be selected by bit 1 of register W6.

When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

(9) Precautions

Note the following for the use of timers.

- Prescaler
  Stop the prescaler operation to change its frequency dividing ratio.
- Count source
  Stop timer 1 or 2 counting to change its count source.
- Reading the count value
  Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.
- Writing to the timer
  Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.
- Writing to reload register R1
  When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Fig. 23 Count timing diagram at CNTR input

- Timer 1 and timer 2 count start timing and count time when operation starts
  Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).
  Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.
  When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.

Fig. 24 Timer count start timing and count time when operation starts (T1, T2)

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "$FFFF_{16}$" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "$FFFF_{16}$," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{RESET}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.

① After system is released from reset (= after program is started), timer WDT starts count down.
② When timer WDT underflow occurs, WDF1 flag is set to "1."
③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
④ When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of machine cycle because the count source of watchdog timer is the instruction clock.

Fig. 25 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.
When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 26).
The watchdog timer is not stopped with only the DWDT instruction.
The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.
When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 27)
The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
    ⋮
WRST          ; WDF1 flag cleared
    ⋮
DI
DWDT          ; Watchdog timer function enabled/disabled
WRST          ; WEF and WDF1 flags cleared
    ⋮
```

Fig. 26 Program example to start/stop watchdog timer

```
    ⋮
WRST          ; WDF1 flag cleared
NOP
DI            ; Interrupt disabled
EPOF          ; POF instruction enabled
POF
    ↓
Oscillation stop (RAM back-up mode)
    ⋮
```

Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer

A/D CONVERTER

The 4502 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB
	Differential non-linearity error: ±0.9LSB
Conversion speed	46.5 μs (High-speed mode at 4.0 MHz oscillation frequency)
Analog input pin	4

Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.
2: Writing/reading data to the comparator register is possible only in the comparator mode (Q_{13}=1).
The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q_{13}=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 28 A/D conversion circuit structure

Table 12 A/D control registers

A/D control register Q1		at reset : 0000₂	at RAM back-up : state retained	R/W
Q1₃	A/D operation mode selection bit	0	A/D conversion mode	
		1	Comparator mode	
Q1₂	Not used	0	This bit has no function, but read/write is enabled.	
		1		

		Q1₁	Q1₀	Selected pins
Q1₁	Analog input pin selection bits	0	0	A_{IN0}
		0	1	A_{IN1}
Q1₀		1	0	A_{IN2}
		1	1	A_{IN3}

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(2) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage V_{DD} by the following formula:

```
┌─── Logic value of comparison voltage Vref ───
│
│   Vref = (VDD / 1024) × n
│
│   n: The value of register AD (n = 0 to 1023)
```

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(3) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(4) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(5) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

① When the A/D conversion starts, the register AD is cleared to "000₁₆."

② Next, the topmost bit of the register AD is set to "1," and the comparison voltage V_{ref} is compared with the analog input voltage V_{IN}.

③ When the comparison result is $V_{ref} < V_{IN}$, the topmost bit of the register AD remains set to "1." When the comparison result is $V_{ref} > V_{IN}$, it is cleared to "0."

The 4502 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (46.5 μs when f(X_{IN}) = 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 29).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD							Comparison voltage (Vref) value
1st comparison	1	0	0	-----	0	0	0	$\dfrac{V_{DD}}{2}$
2nd comparison	∗1	1	0	-----	0	0	0	$\dfrac{V_{DD}}{2} \pm \dfrac{V_{DD}}{4}$
3rd comparison	∗1	∗2	1	-----	0	0	0	$\dfrac{V_{DD}}{2} \pm \dfrac{V_{DD}}{4} \pm \dfrac{V_{DD}}{8}$
After 10th comparison completes	A/D conversion result							$\dfrac{V_{DD}}{2} \pm \cdots \pm \dfrac{V_{DD}}{1024}$
	∗1	∗2	∗3	-----	∗8	∗9	∗A	

∗1: 1st comparison result   ∗2: 2nd comparison result
∗3: 3rd comparison result   ∗8: 8th comparison result
∗9: 9th comparison result   ∗A: 10th comparison result

(7) A/D conversion timing chart

Figure 29 shows the A/D conversion timing chart.

Fig. 29 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P2₁/AIN1 pin is A/D converted, and the high-order 4 bits of the converted data are stored in address $M(Z, X, Y) = (0, 0, 0)$, the middle-order 4 bits in address $M(Z, X, Y) = (0, 0, 1)$, and the low-order 2 bits in address $M(Z, X, Y) = (0, 0, 2)$ of RAM. The A/D interrupt is not used in this example.

① Select the AIN1 pin function and A/D conversion mode with the register Q1 (refer to Figure 30).
② Execute the ADST instruction and start A/D conversion.
③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
⑥ Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
⑦ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
⑧ Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).

Fig. 30 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage Vref generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n: The value of register AD (n = 0 to 255)

---

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6 μs at f(XIN) = 4.0 MHz in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for ports P2 and P3 functions:

- Selection of analog input pins
  Even when P2₀/AIN0, P2₁/AIN1, P3₀/AIN2, P3₁/AIN3 are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.
- TALA instruction
  When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

(14) Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.

Fig. 31 Comparator operation timing chart

(15) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 32).

• Relative accuracy

① Zero transition voltage (V_{0T})

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (V_{FST})

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

③ Linearity error

This means a deviation from the line between V_{0T} and V_{FST} of a converted value between V_{0T} and V_{FST}.

④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between V_{0T} and V_{FST} by 1 LSB at the relative accuracy.

• Absolute accuracy

This means a deviation from the ideal characteristics between 0 to V_{DD} of actual A/D conversion characteristics.

V_n: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy $\rightarrow \dfrac{V_{FST}-V_{0T}}{1022}$ (V)

• 1LSB at absolute accuracy $\rightarrow \dfrac{V_{DD}}{1024}$ (V)

Output data

1023

1022

Full-scale transition voltage (V_{FST})

Differential non-linearity error $= \dfrac{b-a}{a}$ [LSB]

Linearity error $= \dfrac{c}{a}$ [LSB]

b

a

n+1

n

Actual A/D conversion characteristics

a: 1LSB by relative accuracy
b: $V_{n+1}-V_n$
c: Difference between ideal V_n and actual V_n

c

Ideal line of A/D conversion between V_0–V_{1022}

1

0

V_0 V_1 V_n V_{n+1} V_{1022} V_{DD}

Zero transition voltage (V_{0T})

Analog voltage

Fig. 32 Definition of A/D conversion accuracy

RESET FUNCTION

System reset is performed by applying "L" level to $\overline{\text{RESET}}$ pin for
1 machine cycle or more when the following condition is satisfied;
the value of supply voltage is the minimum value or more of the
recommended operating conditions.
Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from
address 0 in page 0.

Fig. 33 Reset release timing

Fig. 34 $\overline{\text{RESET}}$ pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs, connect a capacitor between the $\overline{\text{RESET}}$ pin and V_{SS} at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation

Table 14 Port state at reset

Name	Function	State
D_0, D_1, D_4, D_5	D_0, D_1, D_4, D_5	High-impedance (Note 1)
D_2/C, D_3/K	D_2, D_3	High-impedance (Notes 1, 2)
$P0_0$, $P0_1$, $P0_2$, $P0_3$	$P0_0$–$P0_3$	High-impedance (Notes 1, 2)
$P1_0$, $P1_1$, $P1_2$/CNTR, $P1_3$/INT	$P1_0$–$P1_3$	High-impedance (Notes 1, 2)
$P2_0$/A_{IN0}, $P2_1$/A_{IN1}	$P2_0$, $P2_1$	High-impedance (Notes 1, 2)
$P3_0$/A_{IN2}, $P3_1$/A_{IN3}	$P3_0$, $P3_1$	High-impedance (Note 1)

Notes 1: Output latch is set to "1."
       2: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 36 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 36 are undefined, so set the initial value to them.

```
• Program counter (PC) ........................................................ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
  Address 0 in page 0 is set to program counter.
• Interrupt enable flag (INTE) .................................................. | 0 |  (Interrupt disabled)
• Power down flag (P) ............................................................ | 0 |
• External 0 interrupt request flag (EXF0) ............................... | 0 |
• Interrupt control register V1 ........................................ | 0 | 0 | 0 | 0 |  (Interrupt disabled)
• Interrupt control register V2 ........................................ | 0 | 0 | 0 | 0 |  (Interrupt disabled)
• Interrupt control register I1 ......................................... | 0 | 0 | 0 | 0 |
• Timer 1 interrupt request flag (T1F) ..................................... | 0 |
• Timer 2 interrupt request flag (T2F) ..................................... | 0 |
• Watchdog timer flags (WDF1, WDF2) ................................... | 0 |
• Watchdog timer enable flag (WEF) ...................................... | 1 |
• Timer control register W1 ........................................... | 0 | 0 | 0 | 0 |  (Prescaler and timer 1 stopped)
• Timer control register W2 ........................................... | 0 | 0 | 0 | 0 |  (Timer 2 stopped)
• Timer control register W6 ........................................... | 0 | 0 | 0 | 0 |
• Clock control register MR ........................................... | 1 | 1 | 0 | 0 |
• Key-on wakeup control register K0 ................................. | 0 | 0 | 0 | 0 |
• Key-on wakeup control register K1 ................................. | 0 | 0 | 0 | 0 |
• Key-on wakeup control register K2 ................................. | 0 | 0 | 0 | 0 |
• Pull-up control register PU0 ........................................ | 0 | 0 | 0 | 0 |
• Pull-up control register PU1 ........................................ | 0 | 0 | 0 | 0 |
• Pull-up control register PU2 ........................................ | 0 | 0 | 0 | 0 |
• A/D conversion completion flag (ADF) .................................. | 0 |
• A/D control register Q1 ............................................. | 0 | 0 | 0 | 0 |
• Carry flag (CY) ..................................................... | 0 |
• Register A .......................................................... | 0 | 0 | 0 | 0 |
• Register B .......................................................... | 0 | 0 | 0 | 0 |
• Register D .......................................................... | X | X | X |
• Register E ...................................... | X | X | X | X | X | X | X | X |
• Register X .......................................................... | 0 | 0 | 0 | 0 |
• Register Y .......................................................... | 0 | 0 | 0 | 0 |
• Register Z .......................................................... | X | X |
• Stack pointer (SP) .................................................. | 1 | 1 | 1 |
• Oscillation clock .................................... On-chip oscillator (operating)
• Ceramic resonator circuit ................................................. Operating
• RC oscillation circuit ......................................................... Stop

                                          "X" represents undefined.
```

Fig. 36 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Notes 1: In the RAM back-up mode by the POF2 instruction, the voltage drop detection circuit stops.
    2: When the V_{DD} (supply voltage) is VRST (detection voltage) or less, the voltage drop detection circuit reset signal is output.

Fig. 37 Voltage drop detection circuit

Notes 1: After system is released from reset, the on-chip oscillator (internal oscillator) is selected as the operation clock of the microcomputer.
    2: Refer to the voltage drop detection circuit characteristics in the electrical characteristics for the rating value of VRST (detection voltage).
    3: The VRST (detection voltage) does not include hysteresis.

Fig. 38 Voltage drop detection circuit operation waveform example

RAM BACK-UP MODE

The 4502 Group has the RAM back-up mode.

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF or POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF or POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

In the RAM back-up mode by the POF instruction, system enters the RAM back-up mode and the voltage drop detection cicuit keeps operating.

In the RAM back-up mode by the POF2 instruction, all internal periperal functions stop.

Table 15 shows the function and states retained at RAM back-up. Figure 39 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF or POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;
- reset pulse is input to $\overline{\text{RESET}}$ pin, or
- reset by watchdog timer is performed, or
- voltage drop detection circuit is detected by the voltage drop

In this case, the P flag is "0."

Table 15 Functions and states retained at RAM back-up

Function	RAM back-up	
	POF	POF2
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	✕	✕
Contents of RAM	O	O
Port level	(Note 6)	(Note 6)
Selected oscillation circuit	O	O
Timer control register W1	✕	✕
Timer control registers W2, W6	O	O
Clock control register MR	✕	✕
Interrupt control registers V1, V2	✕	✕
Interrupt control register I1	O	O
Timer 1 function	✕	✕
Timer 2 function	(Note 3)	(Note 3)
A/D conversion function	✕	✕
Voltage drop detection circuit	O (Note 5)	✕
A/D control register Q1	O	O
Pull-up control registers PU0 to PU2	O	O
Key-on wakeup control registers K0 to K2	O	O
External 0 interrupt request flag (EXF0)	✕	✕
Timer 1 interrupt request flag (T1F)	✕	✕
Timer 2 interrupt request flag (T2F)	(Note 3)	(Note 3)
Watchdog timer flags (WDF1)	✕ (Note 4)	✕ (Note 4)
Watchdog timer enable flag (WEF)	✕	✕
16-bit timer (WDT)	✕ (Note 4)	✕ (Note 4)
A/D conversion completion flag (ADF)	✕	✕
Interrupt enable flag (INTE)	✕	✕

Notes 1: "O" represents that the function can be retained, and "✕" represents that the function is initialized.
Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then execute the POF or POF2 instruction.
5: This function is operating in the RAM back-up mode. When the voltage drop is detected, system reset occurs.
6: As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained.
As for the other ports, their output levels are retained at the RAM back-up.

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 16 shows the return condition for each return source.

(5) Control registers

- Key-on wakeup control register K0
  Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1
  Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2
  Register K2 controls the ports P2, D_2/C and D_3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0
  Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.
- Pull-up control register PU1
  Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction.
- Pull-up control register PU2
  Register PU2 controls the ON/OFF of the ports P2, D_2/C and D_3/K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.
- Interrupt control register I1
  Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 16 Return source and return condition

Return source		Return condition	Remarks
External wakeup signal	Port P0 Port P1 (Note) Port P2 Ports D_2/C, D_3/K	Return by an external "L" level input.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
	Port P1$_3$/INT (Note)	Return by an external "H" level or "L" level input. The return level can be selected with the bit 2 (I1$_2$) of register I1. When the return level is input, the EXF0 flag is not set.	Select the return level ("L" level or "H" level) with the bit 2 of register I1 according to the external state before going into the RAM back-up state.

Note: When the bit 3 (K1$_3$) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level).
It is "1", the key-on wakeup of port P1$_3$ is valid ("L" level).

Fig. 39 State transition

Stabilizing time ⓐ: Microcomputer starts its operation after counting the on-chip oscillator clock 5359 times by hardware.
Stabilizing time ⓑ: Microcomputer starts its operation after counting the f(XIN) 5359 times by hardware.
Stabilizing time ⓒ: Microcomputer starts its operation after counting the f(XIN) 165 times by hardware.

Notes 1: Continuous execution of the EPOF instruction and the POF or POF2 instruction is required to go into the RAM back-up state.
  2: Through the ceramic resonator is operating, the on-chip oscillator clock is selected as the operation source clock.
  3: The oscillator clock corresponding to each instruction is selected as the operation source clock, and the on-chip oscillator is stopped.

Fig. 40 Set source and clear source of the P flag

Fig. 41 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register

Key-on wakeup control register K0		at reset : 0000_2		at RAM back-up : state retained	R/W
$K0_3$	Port P0$_3$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K0_2$	Port P0$_2$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K0_1$	Port P0$_1$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K0_0$	Port P0$_0$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K1		at reset : 0000_2		at RAM back-up : state retained	R/W
$K1_3$	Port P1$_3$/INT key-on wakeup control bit	0	P1$_3$ key-on wakeup not used/INT pin key-on wakeup used		
		1	P1$_3$ key-on wakeup used/INT pin key-on wakeup not used		
$K1_2$	Port P1$_2$/CNTR key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K1_1$	Port P1$_1$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K1_0$	Port P1$_0$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K2		at reset : 0000_2		at RAM back-up : state retained	R/W
$K2_3$	Port D$_3$/K key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K2_2$	Port D$_2$/C key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K2_1$	Port P2$_1$/A$_{IN1}$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
$K2_0$	Port P2$_0$/A$_{IN0}$ key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Note: "R" represents read enabled, and "W" represents write enabled.

Table 18 Pull-up control register and interrupt control register

Pull-up control register PU0		at reset : 0000$_2$	at RAM back-up : state retained	W
PU0$_3$	Port P0$_3$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0$_2$	Port P0$_2$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0$_1$	Port P0$_1$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0$_0$	Port P0$_0$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU1		at reset : 0000$_2$	at RAM back-up : state retained	W
PU1$_3$	Port P1$_3$/INT pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1$_2$	Port P1$_2$/CNTR pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1$_1$	Port P1$_1$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1$_0$	Port P1$_0$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU2		at reset : 0000$_2$	at RAM back-up : state retained	W
PU2$_3$	Port D$_3$/K pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2$_2$	Port D$_2$/C pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2$_1$	Port P2$_1$/A$_{IN1}$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2$_0$	Port P2$_0$/A$_{IN0}$ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Interrupt control register I1		at reset : 0000$_2$	at RAM back-up : state retained	R/W
I1$_3$	INT pin input control bit (Note 2)	0	INT pin input disabled	
		1	INT pin input enabled	
I1$_2$	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SNZI0 instruction)/"L" level	
		1	Rising waveform ("H" level of INT pin is recognized with the SNZI0 instruction)/"H" level	
I1$_1$	INT pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I1$_0$	INT pin timer 1 control enable bit	0	Disabled	
		1	Enabled	

Notes 1: "R" represents read enabled, and "W" represents write enabled.
   2: When the contents of I1$_2$ and I1$_3$ are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V1$_0$) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

CLOCK CONTROL

The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 42 shows the structure of the clock control circuit.

The 4502 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4502 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.

Notes 1: System operates by the on-chip oscillator clock (f(RING)) until the CMCK or CRCK instruction
is executed after system is released from reset.
2: The wait time control circuit is used to generate the time required to stabilize the f(XIN) oscillation.
After the certain oscillation stabilizing wait time elapses, the program start signal is output.
This circuit operates when system is released from reset or returned from RAM back-up.

Fig. 42 Clock control circuit structure

(1) Selection of source oscillation (f(X$_{IN}$))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(X$_{IN}$)) without using the ceramic resonator or the RC oscillator, connect X$_{IN}$ pin to V$_{SS}$ and leave X$_{OUT}$ pin open (Figure 44).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(X$_{IN}$)), connect the ceramic resonator and the external circuit to pins X$_{IN}$ and X$_{OUT}$ at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins X$_{IN}$ and X$_{OUT}$ (Figure 45).

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(X$_{IN}$)), connect the X$_{IN}$ pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave X$_{OUT}$ pin open. Then, execute the CRCK instruction (Figure 46).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

Fig. 43 Switch to ceramic resonance/RC oscillation

Fig. 44 Handling of X$_{IN}$ and X$_{OUT}$ when operating on-chip oscillator

Fig. 45 Ceramic resonator external circuit

Fig. 46 External RC oscillation circuit

(5) External clock

When the external signal clock is used as the source oscillation (f(X_{IN})), connect the X_{IN} pin to the clock source and leave X_{OUT} pin open. Then, execute the CMCK instruction (Figure 47).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

Fig. 47 External clock input circuit

Table 19 Clock control register MR

Clock control register MR		at reset : 1100_2	at RAM back-up : 1100_2	R/W
MR3	System clock selection bits	MR3	MR2	System clock		
		0	0	f(X_{IN}) (high-speed mode)		
		0	1	f(X_{IN})/2 (middle-speed mode)		
MR2		1	0	f(X_{IN})/4 (low-speed mode)		
		1	1	f(X_{IN})/8 (default mode)		
MR1	Not used	0	This bit has no function, but read/write is enabled.		
		1			
MR0	Not used	0	This bit has no function, but read/write is enabled.		
		1			

Note : "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

(1) Mask ROM Order Confirmation Form 1
(2) Data to be written into mask ROM .... EPROM
   (three sets containing the identical data)
(3) Mark Specification Form 1

✽For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

LIST OF PRECAUTIONS

① Noise and latch-up prevention
Connect a capacitor on the following condition to prevent noise and latch-up;
- connect a bypass capacitor (approx. 0.1 μF) between pins V_{DD} and V_{SS} at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNV_{SS} pin is also used as V_{PP} pin. Accordingly, when using this pin, connect this pin to V_{SS} through a resistor about 5 kΩ (connect this resistor to CNV_{SS}/ V_{PP} pin as close as possible).

② Register initial values 1
The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.
- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③ Register initial values 2
The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.
- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs) and stack pointer (SP)
Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Prescaler
Stop the prescaler operation to change its frequency dividing ratio.

⑥ Timer count source
Stop timer 1 or 2 counting to change its count source.

⑦ Reading the count value
Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

⑧ Writing to the timer
Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

⑨ Writing to reload register R1
When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

⑩ Timer 1 and timer 2 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).
Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.

Fig. 48 Timer count start timing and count time when operation starts (T1, T2)

⑪ Watchdog timer
- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

⑫ Multifunction
- The input/output of D_2, D_3, P_{12} and P_{13} can be used even when C, K, CNTR (input) and INT are selected.
- The input of P_{12} can be used even when CNTR (output) is selected.
- The input/output of P_{20}, P_{21}, P_{30} and P_{31} can be used even when A_{IN0}, A_{IN1}, A_{IN2} and A_{IN3} are selected.

⑬ Program counter
Make sure that the PC_H does not specify after the last page of the built-in ROM.

⑭ POF and POF2 instructions
When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state. Note that system cannot enter the RAM back-up state when executing only the POF or POF2 instruction.
Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

⑮ P1₃/INT pin
Note [1] on bit 3 of register I1
   When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 49①) and then, change the bit 3 of register I1.
   In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 49②).
   Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 49③).

```
          ⋮
   LA     4       ; (✕✕✕0₂)
   TV1A           ; The SNZ0 instruction is valid ........... ①
   LA     8       ; (1✕✕✕₂)
   TI1A           ; Control of INT pin input is changed
   NOP            ........................................................ ②
   SNZ0           ; The SNZ0 instruction is executed
                     (EXF0 flag cleared)
   NOP            ........................................................ ③
          ⋮
          ✕ : these bits are not used here.
```
Fig. 49 External 0 interrupt program example-1

Note [2] on bit 3 of register I1
   When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 50①).

```
          ⋮
   LA     0       ; (00✕✕₂)
   TI1A           ; Input of INT disabled ........................①
   DI
   EPOF
   POF            ; RAM back-up
          ⋮
          ✕ : these bits are not used here.
```
Fig. 50 External 0 interrupt program example-2

Note [3] on bit 2 of register I1
   When the interrupt valid waveform of the P1₃/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 51①) and then, change the bit 2 of register I1.
   In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 51②).
   Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 51③).

```
          ⋮
   LA     4       ; (✕✕✕0₂)
   TV1A           ; The SNZ0 instruction is valid ........... ①
   LA     12      ; (✕1✕✕₂)
   TI1A           ; Interrupt valid waveform is changed
   NOP            ........................................................ ②
   SNZ0           ; The SNZ0 instruction is executed
                     (EXF0 flag cleared)
   NOP            ........................................................ ③
          ⋮
          ✕ : these bits are not used here.
```
Fig. 51 External 0 interrupt program example-3

⑯ Power-on reset
   Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs, connect a capacitor between the $\overline{RESET}$ pin and V$_{SS}$ at the shortest distance, and input "L" level to $\overline{RESET}$ pin until the value of supply voltage reaches the minimum operating voltage.

⑰ Clock control
   Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in addres 0 in page 0 is recommended). The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

⑱ On-chip oscillator
   The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
   Be careful that variable frequencies when designing application products.
   Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

⑲ External clock
   When the external signal clock is used as the source oscillation (f(X$_{IN}$)), note that the RAM back-up mode (POF and POF2 instructions) cannot be used.

⑳ Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for ports P2 and P3 functions:

• Selection of analog input pins

Even when P2$_0$/AIN$_0$, P2$_1$/AIN$_1$, P3$_0$/AIN$_2$, P3$_1$/AIN$_3$ are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

• TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

㉑ Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following;

• Clear the bit 2 of register V2 to "0" (refer to Figure 52①) to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.

• The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.

```
        ⁞
    LA      8       ; (X0XX₂)
    TV2A            ; The SNZAD instruction is valid ........①
    LA      0       ; (0XXX₂)
    TQ1A            ; Operation mode of A/D converter is
                      changed from comparator mode to A/D
                      conversion mode.

    SNZAD
    NOP
        ⁞

        X : these bits are not used here.
```

Fig. 52 A/D conversion interrupt program example

㉒ Notes for the use of A/D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins (Figure 53). When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 54. In addition, test the application products sufficiently.

Apply the voltage withiin the specifications to an analog input pin.

Fig. 53 Analog input external circuit example-1

Fig. 54 Analog input external circuit example-2

㉓ Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

㉔ Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

CONTROL REGISTERS

Interrupt control register V1		at reset : 0000$_2$	at RAM back-up : 0000$_2$	R/W
V1$_3$	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)	
V1$_2$	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)	
V1$_1$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V1$_0$	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

Interrupt control register V2		at reset : 0000$_2$	at RAM back-up : 0000$_2$	R/W
V2$_3$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2$_2$	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)	
V2$_1$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2$_0$	Not used	0	This bit has no function, but read/write is enabled.	
		1		

Interrupt control register I1		at reset : 0000$_2$	at RAM back-up : state retained	R/W
I1$_3$	INT pin input control bit (Note 3)	0	INT pin input disabled	
		1	INT pin input enabled	
I1$_2$	Interrupt valid waveform for INT pin/ return level selection bit (Note 3)	0	Falling waveform ("L" level of INT pin is recognized with the SNZI0 instruction)/"L" level	
		1	Rising waveform ("H" level of INT pin is recognized with the SNZI0 instruction)/"H" level	
I1$_1$	INT pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I1$_0$	INT pin timer 1 control enable bit	0	Disabled	
		1	Enabled	

Clock control register MR		at reset : 1100$_2$		at RAM back-up : 1100$_2$	R/W
MR$_3$	System clock selection bits	MR$_3$	MR$_2$	System clock	
		0	0	f(X$_{IN}$) (high-speed mode)	
		0	1	f(X$_{IN}$)/2 (middle-speed mode)	
MR$_2$		1	0	f(X$_{IN}$)/4 (low-speed mode)	
		1	1	f(X$_{IN}$)/8 (default mode)	
MR$_1$	Not used	0		This bit has no function, but read/write is enabled.	
		1			
MR$_0$	Not used	0		This bit has no function, but read/write is enabled.	
		1			

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: These instructions are equivalent to the NOP instruction.
3: When the contents of I1$_2$ and I1$_3$ are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V1$_0$) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

Timer control register W1		at reset : 0000_2	at RAM back-up : 0000_2	R/W
$W1_3$	Prescaler control bit	0	Stop (state initialized)	
		1	Operating	
$W1_2$	Prescaler dividing ratio selection bit	0	Instruction clock divided by 4	
		1	Instruction clock divided by 16	
$W1_1$	Timer 1 control bit	0	Stop (state retained)	
		1	Operating	
$W1_0$	Timer 1 count start synchronous circuit control bit	0	Count start synchronous circuit not selected	
		1	Count start synchronous circuit selected	

Timer control register W2		at reset : 0000_2	at RAM back-up : state retained	R/W
$W2_3$	Timer 2 control bit	0	Stop (state retained)	
		1	Operating	
$W2_2$	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Count auto-stop circuit not selected	
		1	Count auto-stop circuit selected	

$W2_1$	Timer 2 count source selection bits	$W2_1$	$W2_0$	Count source
		0	0	Timer 1 underflow signal
		0	1	Prescaler output (ORCLK)
$W2_0$		1	0	CNTR input
		1	1	System clock

Timer control register W6		at reset : 0000_2	at RAM back-up : state retained	R/W
$W6_3$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
$W6_2$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
$W6_1$	CNTR output selection bit	0	Timer 1 underflow signal divided by 2 output	
		1	Timer 2 underflow signal divided by 2 output	
$W6_0$	$P1_2$/CNTR function selection bit	0	$P1_2$(I/O)/CNTR input (Note 3)	
		1	$P1_2$ (input)/CNTR input/output (Note 3)	

A/D control register Q1		at reset : 0000_2	at RAM back-up : state retained	R/W
$Q1_3$	A/D operation mode selection bit	0	A/D conversion mode	
		1	Comparator mode	
$Q1_2$	Not used	0	This bit has no function, but read/write is enabled.	
		1		

$Q1_1$	Analog input pin selection bits	$Q1_1$	$Q1_0$	Selected pins
		0	0	A_{IN0}
		0	1	A_{IN1}
$Q1_0$		1	0	A_{IN2}
		1	1	A_{IN3}

Notes 1: "R" represents read enabled, and "W" represents write enabled.
    2: This function is valid only when the timer 1 count start synchronization circuit is selected.
    3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

RENESAS

Key-on wakeup control register K0		at reset : 0000_2	at RAM back-up : state retained	R/W
$K0_3$	Port $P0_3$ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K0_2$	Port $P0_2$ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K0_1$	Port $P0_1$ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K0_0$	Port $P0_0$ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Key-on wakeup control register K1		at reset : 0000_2	at RAM back-up : state retained	R/W
$K1_3$	Port $P1_3$/INT key-on wakeup control bit	0	$P1_3$ key-on wakeup not used/INT pin key-on wakeup used	
		1	$P1_3$ key-on wakeup used/INT pin key-on wakeup not used	
$K1_2$	Port $P1_2$/CNTR key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K1_1$	Port $P1_1$ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K1_0$	Port $P1_0$ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Key-on wakeup control register K2		at reset : 0000_2	at RAM back-up : state retained	R/W
$K2_3$	Port D_3/K key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K2_2$	Port D_2/C key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K2_1$	Port $P2_1$/A_{IN1} key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
$K2_0$	Port $P2_0$/A_{IN0} key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Note: "R" represents read enabled, and "W" represents write enabled.

Pull-up control register PU0		at reset : 0000_2		at RAM back-up : state retained	W
PU0$_3$	Port P0$_3$ pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU0$_2$	Port P0$_2$ pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU0$_1$	Port P0$_1$ pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU0$_0$	Port P0$_0$ pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Pull-up control register PU1		at reset : 0000_2		at RAM back-up : state retained	W
PU1$_3$	Port P1$_3$/INT pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU1$_2$	Port P1$_2$/CNTR pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU1$_1$	Port P1$_1$ pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU1$_0$	Port P1$_0$ pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Pull-up control register PU2		at reset : 0000_2		at RAM back-up : state retained	W
PU2$_3$	Port D$_3$/K pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU2$_2$	Port D$_2$/C pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU2$_1$	Port P2$_1$/AIN1 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU2$_0$	Port P2$_0$/AIN0 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

The 4502 Group has the 113 instructions. Each instruction is de-
scribed as follows;

(1) Index list of instruction function
(2) Machine instructions (index by alphabet)
(3) Machine instructions (index by function)
(4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruc-
tion function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	WDF1	Watchdog timer flag
B	Register B (4 bits)	WEF	Watchdog timer enable flag
DR	Register D (3 bits)	INTE	Interrupt enable flag
E	Register E (8 bits)	EXF0	External 0 interrupt request flag
Q1	A/D control register Q1 (4 bits)	P	Power down flag
V1	Interrupt control register V1 (4 bits)	ADF	A/D conversion completion flag
V2	Interrupt control register V2 (4 bits)		
I1	Interrupt control register I1 (4 bits)	D	Port D (6 bits)
W1	Timer control register W1 (4 bits)	P0	Port P0 (4 bits)
W2	Timer control register W2 (4 bits)	P1	Port P1 (4 bits)
W6	Timer control register W6 (4 bits)	P2	Port P2 (2 bits)
MR	Clock control register MR (4 bits)	P3	Port P3 (2 bits)
K0	Key-on wakeup control register K0 (4 bits)	C	Port C (1 bit)
K1	Key-on wakeup control register K1 (4 bits)	K	Port K (1 bit)
K2	Key-on wakeup control register K2 (4 bits)		
PU0	Pull-up control register PU0 (4 bits)	x	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	y	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	z	Hexadecimal variable
X	Register X (4 bits)	p	Hexadecimal variable
Y	Register Y (4 bits)	n	Hexadecimal constant
Z	Register Z (2 bits)	i	Hexadecimal constant
DP	Data pointer (10 bits)	j	Hexadecimal constant
	(It consists of registers X, Y, and Z)	$A_3A_2A_1A_0$	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)		(same for others)
PC_H	High-order 7 bits of program counter		
PC_L	Low-order 7 bits of program counter	$\leftarrow$	Direction of data movement
SK	Stack register (14 bits ✕ 8)	$\leftrightarrow$	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	( )	Contents of registers and memories
R1	Timer 1 reload register	—	Negate, Flag unchanged after executing instruction
R2	Timer 2 reload register	M(DP)	RAM address pointed by the data pointer
T1	Timer 1	a	Label indicating address $a_6\,a_5\,a_4\,a_3\,a_2\,a_1\,a_0$
T2	Timer 2	p, a	Label indicating address $a_6\,a_5\,a_4\,a_3\,a_2\,a_1\,a_0$
T1F	Timer 1 interrupt request flag		in page $p_5\,p_4\,p_3\,p_2\,p_1\,p_0$
T2F	Timer 2 interrupt request flag	C	Hex. C + Hex. number x (also same for others)
		+	
		x	

Note : Some instructions of the 4502 Group has the skip function to unexecute the next described instruction. The 4502 Group just invalidates the next instruc-
tion when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip
is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page
Register to register transfer	TAB	$(A) \leftarrow (B)$	77, 90
	TBA	$(B) \leftarrow (A)$	83, 90
	TAY	$(A) \leftarrow (Y)$	82, 90
	TYA	$(Y) \leftarrow (A)$	88, 90
	TEAB	$(E_7–E_4) \leftarrow (B)$ $(E_3–E_0) \leftarrow (A)$	83, 90
	TABE	$(B) \leftarrow (E_7–E_4)$ $(A) \leftarrow (E_3–E_0)$	78, 90
	TDA	$(DR_2–DR_0) \leftarrow (A_2–A_0)$	83, 90
	TAD	$(A_2–A_0) \leftarrow (DR_2–DR_0)$ $(A_3) \leftarrow 0$	78, 90
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	83, 90
	TAX	$(A) \leftarrow (X)$	82, 90
	TASP	$(A_2–A_0) \leftarrow (SP_2–SP_0)$ $(A_3) \leftarrow 0$	81, 90
RAM addresses	LXY x, y	$(X) \leftarrow x$ x = 0 to 15 $(Y) \leftarrow y$ y = 0 to 15	67, 90
	LZ z	$(Z) \leftarrow z$ z = 0 to 3	68, 90
	INY	$(Y) \leftarrow (Y) + 1$	67, 90
	DEY	$(Y) \leftarrow (Y) - 1$	64, 90
RAM to register transfer	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	80, 90
	XAM j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	88, 90
	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) - 1$	88, 90

Grouping	Mnemonic	Function	Page
RAM to register transfer	XAMI j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) + 1$	89, 90
	TMA j	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	85, 90
Arithmetic operation	LA n	$(A) \leftarrow n$ n = 0 to 15	67, 92
	TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow (DR_2–DR_0, A_3–A_0)$ $(B) \leftarrow (ROM(PC))_{7–4}$ $(A) \leftarrow (ROM(PC))_{3–0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	78, 92
	AM	$(A) \leftarrow (A) + (M(DP))$	61, 92
	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	61, 92
	A n	$(A) \leftarrow (A) + n$ n = 0 to 15	61, 92
	AND	$(A) \leftarrow (A)\ AND\ (M(DP))$	62, 92
	OR	$(A) \leftarrow (A)\ OR\ (M(DP))$	69, 92
	SC	$(CY) \leftarrow 1$	72, 92
	RC	$(CY) \leftarrow 0$	71, 92
	SZC	$(CY) = 0\ ?$	76, 92
	CMA	$(A) \leftarrow (\overline{A})$	64, 92
	RAR	$\rightarrow \boxed{CY} \rightarrow \boxed{A_3 A_2 A_1 A_0}$	70, 92

Note: p is 0 to 15 for M34502M2,
   p is 0 to 31 for M34502M4/E4.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group-ing	Mnemonic	Function	Page
Bit operation	SB j	$(Mj(DP)) \leftarrow 1$ j = 0 to 3	72, 92
	RB j	$(Mj(DP)) \leftarrow 0$ j = 0 to 3	70, 92
	SZB j	$(Mj(DP)) = 0$? j = 0 to 3	75, 92
Comparison operation	SEAM	$(A) = (M(DP))$?	73, 92
	SEA n	$(A) = n$? n = 0 to 15	73, 92
Branch operation	B a	$(PC_L) \leftarrow a_6-a_0$	62, 94
	BL p, a	$(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow a_6-a_0$	62, 94
	BLA p	$(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow (DR_2-DR_0, A_3-A_0)$	62, 94
Subroutine operation	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow 2$ $(PC_L) \leftarrow a_6-a_0$	63, 94
	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow a_6-a_0$	63, 94
	BMLA p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow (DR_2-DR_0, A_3-A_0)$	63, 94
Return operation	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	72, 94
	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	71, 94
	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	72, 94

Group-ing	Mnemonic	Function	Page
Interrupt operation	DI	$(INTE) \leftarrow 0$	65, 96
	EI	$(INTE) \leftarrow 1$	65, 96
	SNZ0	$V1_0 = 0$: (EXF0) = 1 ? After skipping, $(EXF0) \leftarrow 0$ $V1_0 = 1$: SNZ0 = NOP	74, 96
	SNZI0	$I1_2 = 1$: (INT) = "H" ? $I1_2 = 0$: (INT) = "L" ?	74, 96
	TAV1	$(A) \leftarrow (V1)$	81, 96
	TV1A	$(V1) \leftarrow (A)$	86, 96
	TAV2	$(A) \leftarrow (V2)$	81, 96
	TV2A	$(V2) \leftarrow (A)$	87, 96
	TAI1	$(A) \leftarrow (I1)$	79, 96
	TI1A	$(I1) \leftarrow (A)$	84, 96
Timer operation	TAW1	$(A) \leftarrow (W1)$	81, 96
	TW1A	$(W1) \leftarrow (A)$	87, 96
	TAW2	$(A) \leftarrow (W2)$	82, 96
	TW2A	$(W2) \leftarrow (A)$	87, 96
	TAW6	$(A) \leftarrow (W6)$	82, 96
	TW6A	$(W6) \leftarrow (A)$	87, 96
	TAB1	$(B) \leftarrow (T1_7-T1_4)$ $(A) \leftarrow (T1_3-T1_0)$	77, 96
	T1AB	$(R1_7-R1_4) \leftarrow (B)$ $(T1_7-T1_4) \leftarrow (B)$ $(R1_3-R1_0) \leftarrow (A)$ $(T1_3-T1_0) \leftarrow (A)$	76, 96
	TAB2	$(B) \leftarrow (T2_7-T2_4)$ $(A) \leftarrow (T2_3-T2_0)$	77, 96
	T2AB	$(R2_7-R2_4) \leftarrow (B)$ $(T2_7-T2_4) \leftarrow (B)$ $(R2_3-R2_0) \leftarrow (A)$ $(T2_3-T2_0) \leftarrow (A)$	76, 96

Note: p is 0 to 15 for M34502M2,
p is 0 to 31 for M34502M4/E4.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Grouping	Mnemonic	Function	Page
Timer operation	TR1AB	$(R1_7-R1_4) \leftarrow (B)$ $(R1_3-R1_0) \leftarrow (A)$	86, 96
	SNZT1	$V1_2 = 0: (T1F) = 1$? After skipping, $(T1F) \leftarrow 0$ $V1_2 = 1: SNZT1 = NOP$	75, 96
	SNZT2	$V1_3 = 0: (T2F) = 1$? After skipping, $(T2F) \leftarrow 0$ $V1_3 = 1: SNZT2 = NOP$	75, 96
Input/Output operation	IAP0	$(A) \leftarrow (P0)$	66, 98
	OP0A	$(P0) \leftarrow (A)$	68, 98
	IAP1	$(A) \leftarrow (P1)$	66, 98
	OP1A	$(P1) \leftarrow (A)$	69, 98
	IAP2	$(A_1, A_0) \leftarrow (P2_1, P2_0)$ $(A_3, A_2) \leftarrow 0$	66, 98
	OP2A	$(P2_1, P2_0) \leftarrow (A_1, A_0)$	69, 98
	IAP3	$(A_1, A_0) \leftarrow (P3_1, P3_0)$ $(A_3, A_2) \leftarrow 0$	67, 98
	OP3A	$(P3_1, P3_0) \leftarrow (A_1, A_0)$	69, 98
	CLD	$(D) \leftarrow 1$	63, 98
	RD	$(D(Y)) \leftarrow 0$ $(Y) = 0$ to 5	71, 98
	SD	$(D(Y)) \leftarrow 1$ $(Y) = 0$ to 5	73, 98
	SZD	$(D(Y)) = 0$? $(Y) = 0$ to 5	76, 98
	SCP	$(C) \leftarrow 1$	73, 98
	RCP	$(C) \leftarrow 0$	71, 98
	SNZCP	$(C) = 1$?	74, 98

Grouping	Mnemonic	Function	Page
Input/Output operation	IAK	$(A_0) \leftarrow (K)$ $(A_3-A_1) \leftarrow 0$	66, 98
	OKA	$(K) \leftarrow (A_0)$	68, 98
	TK0A	$(K0) \leftarrow (A)$	84, 98
	TAK0	$(A) \leftarrow (K0)$	79, 98
	TK1A	$(K1) \leftarrow (A)$	84, 98
	TAK1	$(A) \leftarrow (K1)$	79, 98
	TK2A	$(K2) \leftarrow (A)$	84, 98
	TAK2	$(A) \leftarrow (K2)$	79, 98
	TPU0A	$(PU0) \leftarrow (A)$	85, 98
	TPU1A	$(PU1) \leftarrow (A)$	85, 98
	TPU2A	$(PU2) \leftarrow (A)$	86, 98
A/D conversion operation	TABAD	In A/D conversion mode $(Q1_3 = 0)$, $(B) \leftarrow (AD_9-AD_6)$ $(A) \leftarrow (AD_5-AD_2)$ In comparator mode $(Q1_3 = 1)$, $(B) \leftarrow (AD_7-AD_4)$ $(A) \leftarrow (AD_3-AD_0)$	77, 100
	TALA	$(A_3, A_2) \leftarrow (AD_1, AD_0)$ $(A_1, A_0) \leftarrow 0$	80, 100
	TADAB	$(AD_7-AD_4) \leftarrow (B)$ $(AD_3-AD_0) \leftarrow (A)$	78, 100
	TAQ1	$(A) \leftarrow (Q1)$	80, 100
	TQ1A	$(Q1) \leftarrow (A)$	86, 100
	ADST	$(ADF) \leftarrow 0$ $Q1_3 = 0$: A/D conversion starting $Q1_3 = 1$: Comparator operation starting	61, 100
	SNZAD	$V2_2 = 0: (ADF) = 1$? After skipping, $(ADF) \leftarrow 0$ $V2_2 = 1: SNZAD = NOP$	74, 100

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group-ing	Mnemonic	Function	Page
Other operation	NOP	(PC) ← (PC) + 1	68, 100
	POF	RAM back-up (Voltage drop detection circuit valid)	70, 100
	POF2	RAM back-up	70, 100
	EPOF	POF, POF2 instructions valid	65, 100
	SNZP	(P) = 1 ?	75, 100
	DWDT	Stop of watchdog timer function enabled	65, 100
	WRST	(WDF1) = 1 ? After skipping, (WDF1) ← 0	88, 100
	CMCK	Ceramic resonance circuit selected	64, 100
	CRCK	RC oscillation circuit selected	64, 100
	TAMR	(A) ← (MR)	80, 100
	TMRA	(MR) ← (A)	85, 100

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n and accumulator)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{0\ 0\ 0\ 1\ 1\ 0\ n\ n\ n\ n}_2$ $\boxed{0\ 6\ n}_{16}$		1	1	–	Overflow = 0

Operation: $(A) \leftarrow (A) + n$
n = 0 to 15

Grouping: Arithmetic operation

Description: Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.

ADST (A/D conversion STart)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{1\ 0\ 1\ 0\ 0\ 1\ 1\ 1\ 1\ 1}_2$ $\boxed{2\ 9\ F}_{16}$		1	1	–	–

Operation: $(ADF) \leftarrow 0$
$Q1_3$ = 0: A/D conversion starting
$Q1_3$ = 1: Comparator operation starting
($Q1_3$: bit 3 of A/D control register Q1)

Grouping: A/D conversion operation

Description: Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode ($Q1_3$ = 0) or the comparator operation at the comparator mode ($Q1_3$ = 1) is started.

AM (Add accumulator and Memory)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 0}_2$ $\boxed{0\ 0\ A}_{16}$		1	1	–	–

Operation: $(A) \leftarrow (A) + (M(DP))$

Grouping: Arithmetic operation

Description: Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.

AMC (Add accumulator, Memory and Carry)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 1}_2$ $\boxed{0\ 0\ B}_{16}$		1	1	0/1	–

Operation: $(A) \leftarrow (A) + (M(DP)) + (CY)$
$(CY) \leftarrow$ Carry

Grouping: Arithmetic operation

Description: Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

AND (logical AND between accumulator and memory)

Instruction code	D_9									D_0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	0	0	0_2	0	1	8_{16}		1	1	–	–

Operation:	$(A) \leftarrow (A)$ AND $(M(DP))$

Grouping: Arithmetic operation

Description: Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.

B a (Branch to address a)

Instruction code	D_9									D_0					Number of words	Number of cycles	Flag CY	Skip condition
	0	1	1	a_6	a_5	a_4	a_3	a_2	a_1	a_{0_2}	1	$\frac{8}{+a}$	a_{16}		1	1	–	–

Operation:	$(PC_L) \leftarrow a_6$ to a_0

Grouping: Branch operation

Description: Branch within a page : Branches to address a in the identical page.

Note: Specify the branch address within the page including this instruction.

BL p, a (Branch Long to address a in page p)

Instruction code	D_9									D_0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	1	1	p_4	p_3	p_2	p_1	p_{0_2}	0	$\frac{E}{+p}$	p_{16}		2	2	–	–
	1	0	0	a_6	a_5	a_4	a_3	a_2	a_1	a_{0_2}	2	a	a_{16}					

Operation:	$(PC_H) \leftarrow p$
	$(PC_L) \leftarrow a_6$ to a_0

Grouping: Branch operation

Description: Branch out of a page : Branches to address a in page p.

Note: p is 0 to 15 for M34502M2, and p is 0 to 31 for M34502M4/E4.

BLA p (Branch Long to address (D) + (A) in page p)

Instruction code	D_9									D_0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	0	0	0_2	0	1	0_{16}		2	2	–	–
	1	0	0	p_4	0	0	p_3	p_2	p_1	p_{0_2}	2	p	p_{16}					

Operation:	$(PC_H) \leftarrow p$
	$(PC_L) \leftarrow (DR_2–DR_0, A_3–A_0)$

Grouping: Branch operation

Description: Branch out of a page : Branches to address $(DR_2 \, DR_1 \, DR_0 \, A_3 \, A_2 \, A_1 \, A_0)_2$ specified by registers D and A in page p.

Note: p is 0 to 15 for M34502M2, and p is 0 to 31 for M34502M4/E4.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

BM a (Branch and Mark to address a in page 2)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$0\ 1\ 0\ a_6\ a_5\ a_4\ a_3\ a_2\ a_1\ a_0$ ${}_2$ $1\ a\ a$ ${}_{16}$		1	1	–	–

Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine call operation
	$(SK(SP)) \leftarrow (PC)$	Description:	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
	$(PC_H) \leftarrow 2$	Note:	Subroutine extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.
	$(PC_L) \leftarrow a_6–a_0$		Be careful not to over the stack because the maximum level of subroutine nesting is 8.

BML p, a (Branch and Mark Long to address a in page p)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$0\ 0\ 1\ 1\ 0\ p_4\ p_3\ p_2\ p_1\ p_0$ ${}_2$ $0\ \frac{C}{+p}\ p$ ${}_{16}$		2	2	–	–
	$1\ 0\ 0\ a_6\ a_5\ a_4\ a_3\ a_2\ a_1\ a_0$ ${}_2$ $2\ a\ a$ ${}_{16}$					

Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine call operation
	$(SK(SP)) \leftarrow (PC)$	Description:	Call the subroutine : Calls the subroutine at address a in page p.
	$(PC_H) \leftarrow p$	Note:	p is 0 to 15 for M34502M2, and p is 0 to 31 for M34502M4/E4.
	$(PC_L) \leftarrow a_6–a_0$		Be careful not to over the stack because the maximum level of subroutine nesting is 8.

BMLA p (Branch and Mark Long to address (D) + (A) in page p)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$0\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 0$ ${}_2$ $0\ 3\ 0$ ${}_{16}$		2	2	–	–
	$1\ 0\ 0\ p_4\ 0\ 0\ p_3\ p_2\ p_1\ p_0$ ${}_2$ $2\ p\ p$ ${}_{16}$					

Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine call operation
	$(SK(SP)) \leftarrow (PC)$	Description:	Call the subroutine : Calls the subroutine at address $(DR_2\ DR_1\ DR_0\ A_3\ A_2\ A_1\ A_0)_2$ specified by registers D and A in page p.
	$(PC_H) \leftarrow p$	Note:	p is 0 to 15 for M34502M2, and p is 0 to 31 for M34502M4/E4.
	$(PC_L) \leftarrow (DR_2–DR_0, A_3–A_0)$		Be careful not to over the stack because the maximum level of subroutine nesting is 8.

CLD (CLear port D)

Instruction code	D9 ... D0		Number of words	Number of cycles	Flag CY	Skip condition
	$0\ 0\ 0\ 0\ 0\ 1\ 0\ 0\ 0\ 1$ ${}_2$ $0\ 1\ 1$ ${}_{16}$		1	1	–	–

Operation:	$(D) \leftarrow 1$	Grouping:	Input/Output operation
		Description:	Sets (1) to port D.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

CMA (CoMplement of Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	1	0	0 $_2$	0	1	C $_{16}$	1	1	–	–

Operation:	$(A) \leftarrow \overline{(A)}$

Grouping: Arithmetic operation

Description: Stores the one's complement for register A's contents in register A.

CMCK (Clock select: ceraMic resonance ClocK)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	1	1	0	1	0 $_2$	2	9	A $_{16}$	1	1	–	–

Operation:	Ceramic resonance circuit selected

Grouping: Other operation

Description: Selects the ceramic resonance circuit and stops the on-chip oscillator.

CRCK (Clock select: Rc oscillation ClocK)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	1	1	0	1	1 $_2$	2	9	B $_{16}$	1	1	–	–

Operation:	RC oscillation circuit selected

Grouping: Other operation

Description: Selects the RC oscillation circuit and stops the on-chip oscillator.

DEY (DEcrement register Y)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	1	1	1 $_2$	0	1	7 $_{16}$	1	1	–	$(Y) = 15$

Operation:	$(Y) \leftarrow (Y) - 1$

Grouping: RAM addresses

Description: Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

DI (Disable Interrupt)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	1	0	0 $_2$	0	0	4 $_{16}$		1	1	–	–

Operation: $(INTE) \leftarrow 0$	**Grouping:** Interrupt control operation
	Description: Clears (0) to interrupt enable flag INTE, and disables the interrupt.
	Note: Interrupt is disabled by executing the DI instruction after executing 1 machine cycle.

DWDT (Disable WatchDog Timer)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	1	1	1	0	0 $_2$	2	9	C $_{16}$	1	1	–	–

Operation: Stop of watchdog timer function enabled	**Grouping:** Other operation
	Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.

EI (Enable Interrupt)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	1	0	1 $_2$	0	0	5 $_{16}$		1	1	–	–

Operation: $(INTE) \leftarrow 1$	**Grouping:** Interrupt control operation
	Description: Sets (1) to interrupt enable flag INTE, and enables the interrupt.
	Note: Interrupt is enabled by executing the EI instruction after executing 1 machine cycle.

EPOF (Enable POF instruction)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	1	0	1	1 $_2$	0	5	B $_{16}$	1	1	–	–

Operation: POF instruction, POF2 instruction valid	**Grouping:** Other operation
	Description: Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAK (Input Accumulator from port K)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$1\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 1\ 1_2$ $2\ 6\ F_{16}$	1	1	–	–

Operation: $(A_0) \leftarrow (K)$
$(A_3-A_1) \leftarrow 0$

Grouping: Input/Output operation

Description: Transfers the contents of port K to the bit 0 (A_0) of register A.

Note: After this instruction is executed, "0" is stored to the high-order 3 bits (A_3-A_1) of register A.

IAP0 (Input Accumulator from port P0)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$1\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ 0_2$ $2\ 6\ 0_{16}$	1	1	–	–

Operation: $(A) \leftarrow (P0)$

Grouping: Input/Output operation

Description: Transfers the input of port P0 to register A.

IAP1 (Input Accumulator from port P1)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$1\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ 1_2$ $2\ 6\ 1_{16}$	1	1	–	–

Operation: $(A) \leftarrow (P1)$

Grouping: Input/Output operation

Description: Transfers the input of port P1 to register A.

IAP2 (Input Accumulator from port P2)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$1\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 1\ 0_2$ $2\ 6\ 2_{16}$	1	1	–	–

Operation: $(A_1, A_0) \leftarrow (P2_1, P2_0)$
$(A_3, A_2) \leftarrow 0$

Grouping: Input/Output operation

Description: Transfers the input of port P2 to the low-order 2 bits (A_1, A_0) of register A.

Note: After this instruction is executed, "0" is stored to the high-order 2 bits (A_3, A_2) of register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAP3 (Input Accumulator from port P3)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	0	0	0	1	1 $_2$	2	6	3 $_{16}$		1	1	–	–

Operation:	$(A_1, A_0) \leftarrow (P3_1, P3_0)$
	$(A_3, A_2) \leftarrow 0$

Grouping: Input/Output operation

Description: Transfers the input of port P3 to the low-order 2 bits (A_1, A_0) of register A.

Note: After this instruction is executed, sets "0" to the high-order 2 bits (A_3, A_2) of register A.

INY (INcrement register Y)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	0	1	1 $_2$	0	1	3 $_{16}$		1	1	–	(Y) = 0

Operation:	$(Y) \leftarrow (Y) + 1$

Grouping: RAM addresses

Description: Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.

LA n (Load n in Accumulator)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	1	1	n	n	n	n $_2$	0	7	n $_{16}$		1	1	–	Continuous description

Operation:	$(A) \leftarrow n$
	n = 0 to 15

Grouping: Arithmetic operation

Description: Loads the value n in the immediate field to register A.
When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.

LXY x, y (Load register X and Y with x and y)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	1	1	x3	x2	x1	x0	y3	y2	y1	y0 $_2$	3	x	y $_{16}$		1	1	–	Continuous description

Operation:	$(X) \leftarrow x$ x = 0 to 15
	$(Y) \leftarrow y$ y = 0 to 15

Grouping: RAM addresses

Description: Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

LZ z (Load register Z with z)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	1	0	z1	z0 $\rfloor_2$	0	4	8+z $\rfloor_{16}$		1	1	–	–

Operation: $(Z) \leftarrow z$ z = 0 to 3

Grouping: RAM addresses

Description: Loads the value z in the immediate field to register Z.

NOP (No OPeration)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	0	0	0	0 $\rfloor_2$	0	0	0 $\rfloor_{16}$		1	1	–	–

Operation: $(PC) \leftarrow (PC) + 1$

Grouping: Other operation

Description: No operation; Adds 1 to program counter value, and others remain unchanged.

OKA (Output port K from Accumulator)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	1	1	1	1 $\rfloor_2$	2	1	F $\rfloor_{16}$		1	1	–	–

Operation: $(K) \leftarrow (A_0)$

Grouping: Input/Output operation

Description: Outputs the contents of bit 0 (A_0) of register A to port K.

OP0A (Output port P0 from Accumulator)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	0	0	0	0	0 $\rfloor_2$	2	2	0 $\rfloor_{16}$		1	1	–	–

Operation: $(P0) \leftarrow (A)$

Grouping: Input/Output operation

Description: Outputs the contents of register A to port P0.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

OP1A (Output port P1 from Accumulator)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{1\ 0\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ 1}_2\ \boxed{2\ 2\ 1}_{16}$	1	1	–	–

Operation: $(P1) \leftarrow (A)$

Grouping: Input/Output operation

Description: Outputs the contents of register A to port P1.

OP2A (Output port P2 from Accumulator)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{1\ 0\ 0\ 0\ 1\ 0\ 0\ 0\ 1\ 0}_2\ \boxed{2\ 2\ 2}_{16}$	1	1	–	–

Operation: $(P2_1, P2_0) \leftarrow (A_1, A_0)$

Grouping: Input/Output operation

Description: Outputs the contents of the low-order 2 bits (A_1, A_0) of register A to port P2.

OP3A (Output port P3 from Accumulator)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{1\ 0\ 0\ 0\ 1\ 0\ 0\ 0\ 1\ 1}_2\ \boxed{2\ 2\ 3}_{16}$	1	1	–	–

Operation: $(P3_1, P3_0) \leftarrow (A_1, A_0)$

Grouping: Input/Output operation

Description: Outputs the contents of the low-order 2 bits (A_1, A_0) of register A to port P3.

OR (logical OR between accumulator and memory)

Instruction code	D_9 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 1}_2\ \boxed{0\ 1\ 9}_{16}$	1	1	–	–

Operation: $(A) \leftarrow (A)\ OR\ (M(DP))$

Grouping: Arithmetic operation

Description: Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

POF (Power OFf1)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	0	1	0 $_2$	0	0	2 $_{16}$			1	1	–	–

Operation:	RAM back-up However, voltage drop detection circuit valid

Grouping: Other operation

Description: Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
However, the voltage drop detection circuit is valid.

Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction.

POF2 (Power OFf2)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	1	0	0	0 $_2$	0	0	8 $_{16}$		1	1	–	–

Operation:	RAM back-up

Grouping: Other operation

Description: Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped.

Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction.

RAR (Rotate Accumulator Right)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	1	0	1 $_2$	0	1	D $_{16}$		1	1	0/1	–

Operation:	$\rightarrow \boxed{CY} \rightarrow \boxed{A_3 A_2 A_1 A_0}$

Grouping: Arithmetic operation

Description: Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.

RB j (Reset Bit)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	1	1	j	j $_2$	0	4	C+j $_{16}$		1	1	–	–

Operation:	$(M_j(DP)) \leftarrow 0$ j = 0 to 3

Grouping: Bit operation

Description: Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RC (Reset Carry flag)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	1	1	0 $_2$	0	0	6 $_{16}$		1	1	0	–

Operation:	$(CY) \leftarrow 0$

Grouping: Arithmetic operation

Description: Clears (0) to carry flag CY.

RCP (Reset Port C)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	0	1	1	0	0 $_2$	2	8	C $_{16}$	1	1	–	–

Operation:	$(C) \leftarrow 0$

Grouping: Input/Output operation

Description: Clears (0) to port C.

RD (Reset port D specified by register Y)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	1	0	0 $_2$	0	1	4 $_{16}$	1	1	–	–

Operation:	$(D(Y)) \leftarrow 0$
	However,
	$(Y) = 0$ to 5

Grouping: Input/Output operation

Description: Clears (0) to a bit of port D specified by register Y.

Note: Set 0 to 5 to register Y because port D is six ports (D0–D5).

When values except above are set to register Y, this instruction is equivalent to the NOP instruction.

RT (ReTurn from subroutine)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	0	1	0	0 $_2$	0	4	4 $_{16}$	1	2	–	–

Operation:	$(PC) \leftarrow (SK(SP))$
	$(SP) \leftarrow (SP) - 1$

Grouping: Return operation

Description: Returns from subroutine to the routine called the subroutine.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RTI (ReTurn from Interrupt)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	0	1	1	0 $_2$	0	4	6 $_{16}$		1	1	–	–

Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return operation
	$(SP) \leftarrow (SP) - 1$	Description:	Returns from interrupt service routine to main routine.

Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.

RTS (ReTurn from subroutine and Skip)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	0	1	0	1 $_2$	0	4	5 $_{16}$		1	2	–	Skip at uncondition

Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return operation
	$(SP) \leftarrow (SP) - 1$	Description:	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

SB j (Set Bit)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	1	1	j	j $_2$	0	5	C +j $_{16}$		1	1	–	–

Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operation
	j = 0 to 3	Description:	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).

SC (Set Carry flag)

Instruction code	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	0	1	1	1 $_2$	0	0	7 $_{16}$		1	1	1	–

Operation:	$(CY) \leftarrow 1$	Grouping:	Arithmetic operation
		Description:	Sets (1) to carry flag CY.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SCP (Set Port C)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	0	1	1	0	1_2	2	8	D_{16}	1	1	–	–

Operation: $(C) \leftarrow 1$

Grouping: Input/Output operation

Description: Sets (1) to port C.

SD (Set port D specified by register Y)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	1	0	1_2	0	1	5_{16}	1	1	–	–

Operation: $(D(Y)) \leftarrow 1$
$(Y) = 0$ to 5

Grouping: Input/Output operation

Description: Sets (1) to a bit of port D specified by register Y.

Note: Set 0 to 5 to register Y because port D is six ports (D_0–D_5).
When values except above are set to register Y, this instruction is equivalent to the NOP instruction.

SEA n (Skip Equal, Accumulator with immediate data n)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	0	1	0	1_2	0	2	5_{16}	2	2	–	(A) = n
	0	0	0	1	1	1	n	n	n	n_2	0	7	n_{16}				

Operation: (A) = n ?
n = 0 to 15

Grouping: Comparison operation

Description: Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.

SEAM (Skip Equal, Accumulator with Memory)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	0	1	1	0_2	0	2	6_{16}	1	1	–	(A) = (M(DP))

Operation: (A) = (M(DP)) ?

Grouping: Comparison operation

Description: Skips the next instruction when the contents of register A is equal to the contents of M(DP).
Executes the next instruction when the contents of register A is not equal to the contents of M(DP).

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZ0 (Skip if Non Zero condition of external 0 interrupt request flag)

Instruction code	D9 D0		Number of words	Number of cycles	Flag CY	Skip condition
	$0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 0\ 0_2$	$0\ 3\ 8_{16}$	1	1	–	$V1_0 = 0: (EXF0) = 1$

Operation:	$V1_0 = 0: (EXF0) = 1$?	Grouping:	Interrupt operation

Operation: $V1_0 = 0: (EXF0) = 1$?
After skipping, $(EXF0) \leftarrow 0$
$V1_0 = 1$: SNZ0 = NOP
($V1_0$: bit 0 of the interrupt control register V1)

Grouping: Interrupt operation

Description: When $V1_0 = 0$: Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction.
When $V1_0 = 1$: This instruction is equivalent to the NOP instruction.

SNZAD (Skip if Non Zero condition of A/D conversion completion flag)

Instruction code	D9 D0		Number of words	Number of cycles	Flag CY	Skip condition
	$1\ 0\ 1\ 0\ 0\ 0\ 0\ 1\ 1\ 1_2$	$2\ 8\ 7_{16}$	1	1	–	$V2_2 = 0: (ADF) = 1$

Operation: $V2_2 = 0: (ADF) = 1$?
After skipping, $(ADF) \leftarrow 0$
$V2_2 = 1$: SNZAD = NOP
($V2_2$: bit 2 of the interrupt control register V2)

Grouping: A/D conversion operation

Description: When $V2_2 = 0$: Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction.
When $V2_2 = 1$: This instruction is equivalent to the NOP instruction.

SNZCP (Skip if Non Zero condition of Port C)

Instruction code	D9 D0		Number of words	Number of cycles	Flag CY	Skip condition
	$1\ 0\ 1\ 0\ 0\ 0\ 1\ 0\ 0\ 1_2$	$2\ 8\ 9_{16}$	1	1	–	$(C) = 1$

Operation: $(C) = 1$?

Grouping: Input/Output operation

Description: Skips the next instruction when the contents of port C is "1."
Executes the next instruction when the contents of port C is "0."

SNZI0 (Skip if Non Zero condition of external 0 Interrupt input pin)

Instruction code	D9 D0		Number of words	Number of cycles	Flag CY	Skip condition
	$0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 1\ 0_2$	$0\ 3\ A_{16}$	1	1	–	$I1_2 = 0 : (INT) = $ "L" $I1_2 = 1 : (INT) = $ "H"

Operation: $I1_2 = 0 : (INT) = $ "L" ?
$I1_2 = 1 : (INT) = $ "H" ?
($I1_2$: bit 2 of the interrupt control register I1)

Grouping: Interrupt operation

Description: When $I1_2 = 0$: Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
When $I1_2 = 1$: Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L."

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZP (Skip if Non Zero condition of Power down flag)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	0	0	1	1_2	0	0	3_{16}	1	1	–	(P) = 1

Operation: (P) = 1 ?

Grouping: Other operation

Description: Skips the next instruction when the P flag is "1".
After skipping, the P flag remains unchanged.
Executes the next instruction when the P flag is "0."

SNZT1 (Skip if Non Zero condition of Timer 1 inerrupt request flag)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	0	0	0	0	0_2	2	8	0_{16}	1	1	–	$V1_2$ = 0: (T1F) = 1

Operation:
$V1_2$ = 0: (T1F) = 1 ?
After skipping, (T1F) ← 0
$V1_2$ = 1: SNZT1 = NOP
($V1_2$ = bit 2 of interrupt control register V1)

Grouping: Timer operation

Description: When $V1_2$ = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction.
When $V1_2$ = 1 : This instruction is equivalent to the NOP instruction.

SNZT2 (Skip if Non Zero condition of Timer 2 inerrupt request flag)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	0	0	0	0	1_2	2	8	1_{16}	1	1	–	$V1_3$ = 0: (T2F) = 1

Operation:
$V1_3$ = 0: (T2F) = 1 ?
After skipping, (T2F) ← 0
$V1_3$ = 1: SNZT2 = NOP
($V1_3$ = bit 3 of interrupt control register V1)

Grouping: Timer operation

Description: When $V1_3$ = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.
When $V1_3$ = 1 : This instruction is equivalent to the NOP instruction.

SZB j (Skip if Zero, Bit)

Instruction code	D_9									D_0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	0	0	j	j_2	0	2	j_{16}	1	1	–	(Mj(DP)) = 0 j = 0 to 3

Operation:
(Mj(DP)) = 0 ?
j = 0 to 3

Grouping: Bit operation

Description: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
Executes the next instruction when the contents of bit j of M(DP) is "1."

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SZC (Skip if Zero, Carry flag)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	1	1	1	1 $_2$	0	2	F $_{16}$	1	1	–	(CY) = 0

Operation: (CY) = 0 ?

Grouping: Arithmetic operation

Description: Skips the next instruction when the contents of carry flag CY is "0."
After skipping, the CY flag remains unchanged.
Executes the next instruction when the contents of the CY flag is "1."

SZD (Skip if Zero, port D specified by register Y)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	0	1	0	0 $_2$	0	2	4 $_{16}$	2	2	–	(D(Y)) = 0
	0	0	0	0	1	0	1	0	1	1 $_2$	0	2	B $_{16}$				(Y) = 0 to 5

Operation: (D(Y)) = 0 ?
(Y) = 0 to 5

Grouping: Input/Output operation

Description: Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when the bit is "1."

Note: Set 0 to 5 to register Y because port D is six ports (D0–D5). When values except above are set to register Y, this instruction is equivalent to the NOP instruction.

T1AB (Transfer data to timer 1 and register R1 from Accumulator and register B)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	1	0	0	0	0 $_2$	2	3	0 $_{16}$	1	1	–	–

Operation:
$(T1_7–T1_4) \leftarrow (B)$
$(R1_7–R1_4) \leftarrow (B)$
$(T1_3–T1_0) \leftarrow (A)$
$(R1_3–R1_0) \leftarrow (A)$

Grouping: Timer operation

Description: Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.

T2AB (Transfer data to timer 2 and register R2 from Accumulator and register B)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	1	0	0	0	1 $_2$	2	3	1 $_{16}$	1	1	–	–

Operation:
$(T2_7–T2_4) \leftarrow (B)$
$(R2_7–R2_4) \leftarrow (B)$
$(T2_3–T2_0) \leftarrow (A)$
$(R2_3–R2_0) \leftarrow (A)$

Grouping: Timer operation

Description: Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB (Transfer data to Accumulator from register B)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	1	1	0 $_2$	0	1	E $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (B)$

Grouping: Other operation

Description: Transfers the contents of register B to register A.

TAB1 (Transfer data to Accumulator and register B from timer 1)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	0	0	0	0 $_2$	2	7	0 $_{16}$	1	1	–	–

Operation:
$(B) \leftarrow (T_{17}–T_{14})$
$(A) \leftarrow (T_{13}–T_{10})$

Grouping: Timer operation

Description: Transfers the high-order 4 bits ($T_{17}–T_{14}$) of timer 1 to register B.
Transfers the low-order 4 bits ($T_{13}–T_{10}$) of timer 1 to register A.

TAB2 (Transfer data to Accumulator and register B from timer 2)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	0	0	0	1 $_2$	2	7	1 $_{16}$	1	1	–	–

Operation:
$(B) \leftarrow (T_{27}–T_{24})$
$(A) \leftarrow (T_{23}–T_{20})$

Grouping: Timer operation

Description: Transfers the high-order 4 bits ($T_{27}–T_{24}$) of timer 2 to register B.
Transfers the low-order 4 bits ($T_{23}–T_{20}$) of timer 2 to register A.

TABAD (Transfer data to Accumulator and register B from register AD)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	1	0	0	1 $_2$	2	7	9 $_{16}$	1	1	–	–

Operation:
In A/D conversion mode ($Q1_3 = 0$),
$(B) \leftarrow (AD_9–AD_6)$
$(A) \leftarrow (AD_5–AD_2)$
In comparator mode ($Q1_3 = 1$),
$(B) \leftarrow (AD_7–AD_4)$
$(A) \leftarrow (AD_3–AD_0)$
($Q1_3$: bit 3 of A/D control register Q1)

Grouping: A/D conversion operation

Description: In the A/D conversion mode ($Q1_3 = 0$), transfers the high-order 4 bits ($AD_9–AD_6$) of register AD to register B, and the middle-order 4 bits ($AD_5–AD_2$) of register AD to register A. In the comparator mode ($Q1_3 = 1$), transfers the high-order 4 bits ($AD_7–AD_4$) of comparator register to register B, and the low-order 4 bits ($AD_3–AD_0$) of comparator register to register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TABE (Transfer data to Accumulator and register B from register E)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	1	0	1	0 $_2$	0	2	A $_{16}$	1	1	–	–

Operation: $(B) \leftarrow (E_7 – E_4)$
$(A) \leftarrow (E_3 – E_0)$

Grouping: Register to register transfer

Description: Transfers the high-order 4 bits ($E_7 – E_4$) of register E to register B, and low-order 4 bits of register E to register A.

TABP p (Transfer data to Accumulator and register B from Program memory in page p)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	0	0	p4	p3	p2	p1	p0 $_2$	0	8+p	p $_{16}$	1	3	–	–

Operation: $(SP) \leftarrow (SP) + 1$
$(SK(SP)) \leftarrow (PC)$
$(PC_H) \leftarrow p$
$(PC_L) \leftarrow (DR_2 – DR_0, A_3 – A_0)$
$(B) \leftarrow (ROM(PC))_{7-4}$
$(A) \leftarrow (ROM(PC))_{3-0}$
$(PC) \leftarrow (SK(SP))$
$(SP) \leftarrow (SP) – 1$

Grouping: Arithmetic operation

Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress $(DR_2 DR_1 DR_0 A_3 A_2 A_1 A_0)_2$ specified by registers A and D in page p.

Note: p is 0 to 15 for M34502M2, and p is 0 to 31 for M34502M4/E4.
When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.

TAD (Transfer data to Accumulator from register D)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	0	0	1 $_2$	0	5	1 $_{16}$	1	1	–	–

Operation: $(A_2 – A_0) \leftarrow (DR_2 – DR_0)$
$(A_3) \leftarrow 0$

Grouping: Register to register transfer

Description: Transfers the contents of register D to the low-order 3 bits ($A_2 – A_0$) of register A.

Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A.

TADAB (Transfer data to register AD from Accumulator from register B)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	1	1	0	0	1 $_2$	2	3	9 $_{16}$	1	1	–	–

Operation: $(AD_7 – AD_4) \leftarrow (B)$
$(AD_3 – AD_0) \leftarrow (A)$

Grouping: A/D conversion operation

Description: In the A/D conversion mode ($Q1_3 = 0$), this in-struction is equivalent to the NOP instruction. In the comparator mode ($Q1_3 = 1$), trans-fers the contents of register B to the high-order 4 bits ($AD_7 – AD_4$) of comparator register, and the contents of register A to the low-order 4 bits ($AD_3 – AD_0$) of compara-tor register.
($Q1_3$ = bit 3 of A/D control register Q1)

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAI1 (Transfer data to Accumulator from register I1)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	1	0	0	1	1₂	2	5	3₁₆	1	1	–	–

Operation: $(A) \leftarrow (I1)$

Grouping: Interrupt operation

Description: Transfers the contents of interrupt control register I1 to register A.

TAK0 (Transfer data to Accumulator from register K0)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	1	0	1	1	0₂	2	5	6₁₆	1	1	–	–

Operation: $(A) \leftarrow (K0)$

Grouping: Input/Output operation

Description: Transfers the contents of key-on wakeup control register K0 to register A.

TAK1 (Transfer data to Accumulator from register K1)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	1	1	0	0	1₂	2	5	9₁₆	1	1	–	–

Operation: $(A) \leftarrow (K1)$

Grouping: Input/Output operation

Description: Transfers the contents of key-on wakeup control register K1 to register A.

TAK2 (Transfer data to Accumulator from register K2)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	1	1	0	1	0₂	2	5	A₁₆	1	1	–	–

Operation: $(A) \leftarrow (K2)$

Grouping: Input/Output operation

Description: Transfers the contents of key-on wakeup control register K2 to register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TALA (Transfer data to Accumulator from register LA)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	0	1	0	0	1 $_2$	2	4	9 $_{16}$	1	1	–	–

		Grouping:	A/D conversion operation
Operation:	$(A_3, A_2) \leftarrow (AD_1, AD_0)$ $(A_1, A_0) \leftarrow 0$	**Description:**	Transfers the low-order 2 bits (AD_1, AD_0) of register AD to the high-order 2 bits (A_3, A_2) of register A.
		Note:	After this instruction is executed, "0" is stored to the low-order 2 bits (A_1, A_0) of register A.

TAM j (Transfer data to Accumulator from Memory)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	1	0	0	j	j	j	j $_2$	2	C	j $_{16}$	1	1	–	–

		Grouping:	RAM to register transfer
Operation:	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	**Description:**	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

TAMR (Transfer data to Accumulator from register MR)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	1	0	0	1	0 $_2$	2	5	2 $_{16}$	1	1	–	–

		Grouping:	Other operation
Operation:	$(A) \leftarrow (MR)$	**Description:**	Transfers the contents of clock control register MR to register A.

TAQ1 (Transfer data to Accumulator from register Q1)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	0	0	1	0	0 $_2$	2	4	4 $_{16}$	1	1	–	–

		Grouping:	A/D conversion operation
Operation:	$(A) \leftarrow (Q1)$	**Description:**	Transfers the contents of A/D control register Q1 to register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TASP (Transfer data to Accumulator from Stack Pointer)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	0	0	0 $_2$	0	5	0 $_{16}$	1	1	–	–

Operation: $(A_2–A_0) \leftarrow (SP_2–SP_0)$
$(A_3) \leftarrow 0$

Grouping: Register to register transfer

Description: Transfers the contents of stack pointer (SP) to the low-order 3 bits ($A_2–A_0$) of register A.

Note: After this instruction is executed, "0" is stored to the bit 3 (A_3) of register A.

TAV1 (Transfer data to Accumulator from register V1)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	1	0	0 $_2$	0	5	4 $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (V1)$

Grouping: Interrupt operation

Description: Transfers the contents of interrupt control register V1 to register A.

TAV2 (Transfer data to Accumulator from register V2)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	1	0	1 $_2$	0	5	5 $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (V2)$

Grouping: Interrupt operation

Description: Transfers the contents of interrupt control register V2 to register A.

TAW1 (Transfer data to Accumulator from register W1)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	0	1	0	1	1 $_2$	2	4	B $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (W1)$

Grouping: Timer operation

Description: Transfers the contents of timer control register W1 to register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAW2 (Transfer data to Accumulator from register W2)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	0	1	1	0	0 $_2$	2	4	C $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (W2)$

Grouping: Timer operation

Description: Transfers the contents of timer control register W2 to register A.

TAW6 (Transfer data to Accumulator from register W6)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	0	1	0	0	0	0 $_2$	2	5	0 $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (W6)$

Grouping: Timer operation

Description: Transfers the contents of timer control register W6 to register A.

TAX (Transfer data to Accumulator from register X)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	0	1	0 $_2$	0	5	2 $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (X)$

Grouping: Register to register transfer

Description: Transfers the contents of register X to register A.

TAY (Transfer data to Accumulator from register Y)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	1	1	1 $_2$	0	1	F $_{16}$	1	1	–	–

Operation: $(A) \leftarrow (Y)$

Grouping: Register to register transfer

Description: Transfers the contents of register Y to register A.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAZ (Transfer data to Accumulator from register Z)

Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 1 0 1 0 0 1 1 D_0 $_2$ 0 5 3 $_{16}$		1	1	–	–

Operation: $(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	**Grouping:** Register to register transfer **Description:** Transfers the contents of register Z to the low-order 2 bits (A_1, A_0) of register A. **Note:** After this instruction is executed, "0" is stored to the high-order 2 bits (A_3, A_2) of register A.

TBA (Transfer data to register B from Accumulator)

Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 0 0 0 1 1 1 0 D_0 $_2$ 0 0 E $_{16}$		1	1	–	–

Operation: $(B) \leftarrow (A)$	**Grouping:** Register to register transfer **Description:** Transfers the contents of register A to register B.

TDA (Transfer data to register D from Accumulator)

Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 0 1 0 1 0 0 1 D_0 $_2$ 0 2 9 $_{16}$		1	1	–	–

Operation: $(DR_2 - DR_0) \leftarrow (A_2 - A_0)$	**Grouping:** Register to register transfer **Description:** Transfers the contents of the low-order 3 bits (A_2–A_0) of register A to register D.

TEAB (Transfer data to register E from Accumulator and register B)

Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 0 0 1 1 0 1 0 D_0 $_2$ 0 1 A $_{16}$		1	1	–	–

Operation: $(E_7 - E_4) \leftarrow (B)$ $(E_3 - E_0) \leftarrow (A)$	**Grouping:** Register to register transfer **Description:** Transfers the contents of register B to the high-order 4 bits (E_3–E_0) of register E, and the contents of register A to the low-order 4 bits (E_3–E_0) of register E.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TI1A (Transfer data to register I1 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	0	1	1	1 $_2$	2	1	7 $_{16}$	1	1	–	–

Operation: (I1) ← (A)

Grouping: Interrupt operation

Description: Transfers the contents of register A to interrupt control register I1.

TK0A (Transfer data to register K0 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	1	0	1	1 $_2$	2	1	B $_{16}$	1	1	–	–

Operation: (K0) ← (A)

Grouping: Input/Output operation

Description: Transfers the contents of register A to key-on wakeup control register K0.

TK1A (Transfer data to register K1 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	0	1	0	0 $_2$	2	1	4 $_{16}$	1	1	–	–

Operation: (K1) ← (A)

Grouping: Input/Output operation

Description: Transfers the contents of register A to key-on wakeup control register K1.

TK2A (Transfer data to register K2 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	0	1	0	1 $_2$	2	1	5 $_{16}$	1	1	–	–

Operation: (K2) ← (A)

Grouping: Input/Output operation

Description: Transfers the contents of register A to key-on wakeup control register K2.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TMA j (Transfer data to Memory from Accumulator)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	1	1	j	j	j	j $_2$	2	B	j $_{16}$		1	1	–	–

Operation:	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15

Grouping: RAM to register transfer

Description: After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

TMRA (Transfer data to register MR from Accumulator)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	0	1	1	0 $_2$	2	1	6 $_{16}$		1	1	–	–

Operation: (MR) ← (A)

Grouping: Other operation

Description: Transfers the contents of register A to clock control register MR.

TPU0A (Transfer data to register PU0 from Accumulator)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	0	1	1	0	1 $_2$	2	2	D $_{16}$		1	1	–	–

Operation: (PU0) ← (A)

Grouping: Input/Output operation

Description: Transfers the contents of register A to pull-up control register PU0.

TPU1A (Transfer data to register PU1 from Accumulator)

Instruction code	D9										D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	0	1	1	1	0 $_2$	2	2	E $_{16}$		1	1	–	–

Operation: (PU1) ← (A)

Grouping: Input/Output operation

Description: Transfers the contents of register A to pull-up control register PU1.

4502 Group

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TPU2A (Transfer data to register PU2 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	0	1	1	1	1 $_2$	2	2	F $_{16}$				
														1	1	–	–

Operation: (PU2) ← (A)

Grouping: Input/Output operation

Description: Transfers the contents of register A to pull-up control register PU2.

TQ1A (Transfer data to register Q1 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	0	0	1	0	0 $_2$	2	0	4 $_{16}$				
														1	1	–	–

Operation: (Q1) ← (A)

Grouping: A/D conversion operation

Description: Transfers the contents of register A to A/D control register Q1.

TR1AB (Transfer data to register R1 from Accumulator and register B)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	1	1	1	1	1 $_2$	2	3	F $_{16}$				
														1	1	–	–

Operation: $(R1_7–R1_4)$ ← (B)
$(R1_3–R1_0)$ ← (A)

Grouping: Timer operation

Description: Transfers the contents of register B to the high-order 4 bits $(R1_7–R1_4)$ of reload register R1, and the contents of register A to the low-order 4 bits $(R1_3–R1_0)$ of reload register R1.

TV1A (Transfer data to register V1 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	1	1	1	1 $_2$	0	3	F $_{16}$				
														1	1	–	–

Operation: (V1) ← (A)

Grouping: Interrupt operation

Description: Transfers the contents of register A to interrupt control register V1.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TV2A (Transfer data to register V2 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	1	1	1	0 $_2$	0	3	E $_{16}$	1	1	–	–

Operation: (V2) ← (A)

Grouping: Interrupt operation

Description: Transfers the contents of register A to interrupt control register V2.

TW1A (Transfer data to register W1 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	0	1	1	1	0 $_2$	2	0	E $_{16}$	1	1	–	–

Operation: (W1) ← (A)

Grouping: Timer operation

Description: Transfers the contents of register A to timer control register W1.

TW2A (Transfer data to register W2 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	0	1	1	1	1 $_2$	2	0	F $_{16}$	1	1	–	–

Operation: (W2) ← (A)

Grouping: Timer operation

Description: Transfers the contents of register A to timer control register W2.

TW6A (Transfer data to register W6 from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	0	1	0	0	1	1 $_2$	2	1	3 $_{16}$	1	1	–	–

Operation: (W6) ← (A)

Grouping: Timer operation

Description: Transfers the contents of register A to timer control register W6.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TYA (Transfer data to register Y from Accumulator)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	1	1	0	0 $_2$	0	0	C $_{16}$	1	1	–	–

Operation: $(Y) \leftarrow (A)$

Grouping: Register to register transfer

Description: Transfers the contents of register A to register Y.

WRST (Watchdog timer ReSeT)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	1	0	0	0	0	0 $_2$	2	A	0 $_{16}$	1	1	–	(WDF1) = 1

Operation: (WDF1) = 1 ?
After skipping, (WDF1) $\leftarrow$ 0

Grouping: Other operation

Description: Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.

XAM j (eXchange Accumulator and Memory data)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	1	0	1	j	j	j	j $_2$	2	D	j $_{16}$	1	1	–	–

Operation: $(A) \longleftrightarrow (M(DP))$
$(X) \leftarrow (X)EXOR(j)$
j = 0 to 15

Grouping: RAM to register transfer

Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)

Instruction code	D9									D0				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	1	1	1	j	j	j	j $_2$	2	F	j $_{16}$	1	1	–	(Y) = 15

Operation: $(A) \longleftrightarrow (M(DP))$
$(X) \leftarrow (X)EXOR(j)$
j = 0 to 15
$(Y) \leftarrow (Y) - 1$

Grouping: RAM to register transfer

Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)

Instruction code	D_9 D_8 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0	Number of words	Number of cycles	Flag CY	Skip condition
	$\boxed{1 \mid 0 \mid 1 \mid 1 \mid 1 \mid 0 \mid j \mid j \mid j \mid j}_2$ $\boxed{2 \mid E \mid j}_{16}$	1	1	–	(Y) = 0

Operation: (A) ←→ (M(DP))
(X) ← (X)EXOR(j)
j = 0 to 15
(Y) ← (Y) + 1

Grouping: RAM to register transfer

Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.

4502 Group

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Type of instructions	Mnemonic	Instruction code										Hexadecimal notation	Number of words	Number of cycles	Function
		D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0				
Register to register transfer	TAB	0	0	0	0	0	1	1	1	1	0	0 1 E	1	1	$(A) \leftarrow (B)$
	TBA	0	0	0	0	0	0	1	1	1	0	0 0 E	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0 1 F	1	1	$(A) \leftarrow (Y)$
	TYA	0	0	0	0	0	0	1	1	0	0	0 0 C	1	1	$(Y) \leftarrow (A)$
	TEAB	0	0	0	0	0	1	1	0	1	0	0 1 A	1	1	$(E_7–E_4) \leftarrow (B)$ $(E_3–E_0) \leftarrow (A)$
	TABE	0	0	0	0	1	0	1	0	1	0	0 2 A	1	1	$(B) \leftarrow (E_7–E_4)$ $(A) \leftarrow (E_3–E_0)$
	TDA	0	0	0	0	1	0	1	0	0	1	0 2 9	1	1	$(DR_2–DR_0) \leftarrow (A_2–A_0)$
	TAD	0	0	0	1	0	1	0	0	0	1	0 5 1	1	1	$(A_2–A_0) \leftarrow (DR_2–DR_0)$ $(A_3) \leftarrow 0$
	TAZ	0	0	0	1	0	1	0	0	1	1	0 5 3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0 5 2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0 5 0	1	1	$(A_2–A_0) \leftarrow (SP_2–SP_0)$ $(A_3) \leftarrow 0$
RAM addresses	LXY x, y	1	1	x_3	x_2	x_1	x_0	y_3	y_2	y_1	y_0	3 x y	1	1	$(X) \leftarrow x$ $x = 0$ to 15 $(Y) \leftarrow y$ $y = 0$ to 15
	LZ z	0	0	0	1	0	0	1	0	z_1	z_0	0 4 8 +z	1	1	$(Z) \leftarrow z$ $z = 0$ to 3
	INY	0	0	0	0	0	1	0	0	1	1	0 1 3	1	1	$(Y) \leftarrow (Y) + 1$
	DEY	0	0	0	0	0	1	0	1	1	1	0 1 7	1	1	$(Y) \leftarrow (Y) - 1$
RAM to register transfer	TAM j	1	0	1	1	0	0	j	j	j	j	2 C j	1	1	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0$ to 15
	XAM j	1	0	1	1	0	1	j	j	j	j	2 D j	1	1	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0$ to 15
	XAMD j	1	0	1	1	1	1	j	j	j	j	2 F j	1	1	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0$ to 15 $(Y) \leftarrow (Y) - 1$
	XAMI j	1	0	1	1	1	0	j	j	j	j	2 E j	1	1	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0$ to 15 $(Y) \leftarrow (Y) + 1$
	TMA j	1	0	1	0	1	1	j	j	j	j	2 B j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ $j = 0$ to 15

Skip condition	Carry flag CY	Datailed description
–	–	Transfers the contents of register B to register A.
–	–	Transfers the contents of register A to register B.
–	–	Transfers the contents of register Y to register A.
–	–	Transfers the contents of register A to register Y.
–	–	Transfers the contents of register B to the high-order 4 bits (E_3–E_0) of register E, and the contents of register A to the low-order 4 bits (E_3–E_0) of register E.
–	–	Transfers the high-order 4 bits (E_7–E_4) of register E to register B, and low-order 4 bits of register E to register A.
–	–	Transfers the contents of the low-order 3 bits (A_2–A_0) of register A to register D.
–	–	Transfers the contents of register D to the low-order 3 bits (A_2–A_0) of register A.
–	–	Transfers the contents of register Z to the low-order 2 bits (A_1, A_0) of register A.
–	–	Transfers the contents of register X to register A.
–	–	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A_2–A_0) of register A.
Continuous description	–	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
–	–	Loads the value z in the immediate field to register Z.
(Y) = 0	–	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	–	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
–	–	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
–	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
–	–	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Type of instructions	Mnemonic	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	Hexadecimal notation	Number of words	Number of cycles	Function
Arithmetic operation	LA n	0	0	0	1	1	1	n	n	n	n	0 7 n	1	1	$(A) \leftarrow n$ n = 0 to 15
	TABP p	0	0	1	0	0	p_4	p_3	p_2	p_1	p_0	0 8 p +p	1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow (DR_2–DR_0, A_3–A_0)$ $(B) \leftarrow (ROM(PC))_{7–4}$ $(A) \leftarrow (ROM(PC))_{3–0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) – 1$
	AM	0	0	0	0	0	0	1	0	1	0	0 0 A	1	1	$(A) \leftarrow (A) + (M(DP))$
	AMC	0	0	0	0	0	0	1	0	1	1	0 0 B	1	1	$(A) \leftarrow (A) + (M(DP)) +(CY)$ $(CY) \leftarrow Carry$
	A n	0	0	0	1	1	0	n	n	n	n	0 6 n	1	1	$(A) \leftarrow (A) + n$ n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0 1 8	1	1	$(A) \leftarrow (A)$ AND $(M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0 1 9	1	1	$(A) \leftarrow (A)$ OR $(M(DP))$
	SC	0	0	0	0	0	0	0	1	1	1	0 0 7	1	1	$(CY) \leftarrow 1$
	RC	0	0	0	0	0	0	0	1	1	0	0 0 6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	0	1	0	1	1	1	1	0 2 F	1	1	$(CY) = 0$?
	CMA	0	0	0	0	0	1	1	1	0	0	0 1 C	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0 1 D	1	1	→ CY → $A_3A_2A_1A_0$ ┐
Bit operation	SB j	0	0	0	1	0	1	1	1	j	j	0 5 C +j	1	1	$(M_j(DP)) \leftarrow 1$ j = 0 to 3
	RB j	0	0	0	1	0	0	1	1	j	j	0 4 C +j	1	1	$(M_j(DP)) \leftarrow 0$ j = 0 to 3
	SZB j	0	0	0	0	1	0	0	0	j	j	0 2 j	1	1	$(M_j(DP)) = 0$? j = 0 to 3
Comparison operation	SEAM	0	0	0	0	1	0	0	1	1	0	0 2 6	1	1	$(A) = (M(DP))$?
	SEA n	0	0	0	0	1	0	0	1	0	1	0 2 5	2	2	$(A) = n$? n = 0 to 15
		0	0	0	1	1	1	n	n	n	n	0 7 n			

Note : p is 0 to 15 for M34502M2, p is 0 to 31 for M34502M4/E4.

Skip condition	Carry flag CY	Datailed description
Continuous description	–	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
–	–	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address $(DR_2 DR_1 DR_0 A_3 A_2 A_1 A_0)_2$ specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
–	–	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
–	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	–	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
–	–	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	–	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	1	Sets (1) to carry flag CY.
–	0	Clears (0) to carry flag CY.
(CY) = 0	–	Skips the next instruction when the contents of carry flag CY is "0."
–	–	Stores the one's complement for register A's contents in register A.
–	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
–	–	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
–	–	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	–	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	–	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	–	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.

MACHINE INSTRUCTIONS (continued)

Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation	Number of words	Number of cycles	Function
Branch operation	B a	0	1	1	a6	a5	a4	a3	a2	a1	a0	1 8 a +a	1	1	$(PC_L) \leftarrow a_6–a_0$
	BL p, a	0	0	1	1	1	p4	p3	p2	p1	p0	0 E p +p	2	2	$(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow a_6–a_0$
		1	0	0	a6	a5	a4	a3	a2	a1	a0	2 a a			
	BLA p	0	0	0	0	0	1	0	0	0	0	0 1 0	2	2	$(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow (DR_2–DR_0, A_3–A_0)$
		1	0	0	p4	0	0	p3	p2	p1	p0	2 p p			
Subroutine operation	BM a	0	1	0	a6	a5	a4	a3	a2	a1	a0	1 a a	1	1	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow 2$ $(PC_L) \leftarrow a_6–a_0$
	BML p, a	0	0	1	1	0	p4	p3	p2	p1	p0	0 C p +p	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow a_6–a_0$
		1	0	0	a6	a5	a4	a3	a2	a1	a0	2 a a			
	BMLA p	0	0	0	0	1	1	0	0	0	0	0 3 0	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PC_H) \leftarrow p$ (Note) $(PC_L) \leftarrow (DR_2–DR_0,A_3–A_0)$
		1	0	0	p4	0	0	p3	p2	p1	p0	2 p p			
Return operation	RTI	0	0	0	1	0	0	0	1	1	0	0 4 6	1	1	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) – 1$
	RT	0	0	0	1	0	0	0	1	0	0	0 4 4	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) – 1$
	RTS	0	0	0	1	0	0	0	1	0	1	0 4 5	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) – 1$

Note : p is 0 to 15 for M34502M2, p is 0 to 31 for M34502M4/E4.

Skip condition	Carry flag CY	Datailed description
–	–	Branch within a page : Branches to address a in the identical page.
–	–	Branch out of a page : Branches to address a in page p.
–	–	Branch out of a page : Branches to address (DR$_2$ DR$_1$ DR$_0$ A$_3$ A$_2$ A$_1$ A$_0$)$_2$ specified by registers D and A in page p.
–	–	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
–	–	Call the subroutine : Calls the subroutine at address a in page p.
–	–	Call the subroutine : Calls the subroutine at address (DR$_2$ DR$_1$ DR$_0$ A$_3$ A$_2$ A$_1$ A$_0$)$_2$ specified by registers D and A in page p.
–	–	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
–	–	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	–	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation	Number of words	Number of cycles	Function
Interrupt operation	DI	0	0	0	0	0	0	0	1	0	0	0 0 4	1	1	$(INTE) \leftarrow 0$
	EI	0	0	0	0	0	0	0	1	0	1	0 0 5	1	1	$(INTE) \leftarrow 1$
	SNZ0	0	0	0	0	1	1	1	0	0	0	0 3 8	1	1	$V1_0 = 0$: (EXF0) = 1 ? After skipping, (EXF0) $\leftarrow$ 0 $V1_0 = 1$: SNZ0 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0 3 A	1	1	$I1_2 = 0$: (INT) = "L" ? $I1_2 = 1$: (INT) = "H" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0 5 4	1	1	$(A) \leftarrow (V1)$
	TV1A	0	0	0	0	1	1	1	1	1	1	0 3 F	1	1	$(V1) \leftarrow (A)$
	TAV2	0	0	0	1	0	1	0	1	0	1	0 5 5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0 3 E	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2 5 3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2 1 7	1	1	$(I1) \leftarrow (A)$
Timer operation	TAW1	1	0	0	1	0	0	1	0	1	1	2 4 B	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2 0 E	1	1	$(W1) \leftarrow (A)$
	TAW2	1	0	0	1	0	0	1	1	0	0	2 4 C	1	1	$(A) \leftarrow (W2)$
	TW2A	1	0	0	0	0	0	1	1	1	1	2 0 F	1	1	$(W2) \leftarrow (A)$
	TAW6	1	0	0	1	0	1	0	0	0	0	2 5 0	1	1	$(A) \leftarrow (W6)$
	TW6A	1	0	0	0	0	1	0	0	1	1	2 1 3	1	1	$(W6) \leftarrow (A)$
	TAB1	1	0	0	1	1	1	0	0	0	0	2 7 0	1	1	$(B) \leftarrow (T1_7 - T1_4)$ $(A) \leftarrow (T1_3 - T1_0)$
	T1AB	1	0	0	0	1	1	0	0	0	0	2 3 0	1	1	$(T1_7 - T1_4) \leftarrow (B)$ $(R1_7 - R1_4) \leftarrow (B)$ $(T1_3 - T1_0) \leftarrow (A)$ $(R1_3 - R1_0) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2 7 1	1	1	$(B) \leftarrow (T2_7 - T2_4)$ $(A) \leftarrow (T2_3 - T2_0)$
	T2AB	1	0	0	0	1	1	0	0	0	1	2 3 1	1	1	$(T2_7 - T2_4) \leftarrow (B)$ $(R2_7 - R2_4) \leftarrow (B)$ $(T2_3 - T2_0) \leftarrow (A)$ $(R2_3 - R2_0) \leftarrow (A)$
	TR1AB	1	0	0	0	1	1	1	1	1	1	2 3 F	1	1	$(R1_7 - R1_4) \leftarrow (B)$ $(R1_3 - R1_0) \leftarrow (A)$
	SNZT1	1	0	1	0	0	0	0	0	0	0	2 8 0	1	1	$V1_2 = 0$: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0 $V1_2 = 1$: SNZT1 = NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2 8 1	1	1	$V1_3 = 0$: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0 $V1_3 = 1$: SNZT2 = NOP

Skip condition	Carry flag CY	Datailed description
–	–	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
–	–	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
$V1_0 = 0$: (EXF0) = 1	–	When $V1_0 = 0$: Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V1_0 = 1$: This instruction is equivalent to the NOP instruction. ($V1_0$: bit 0 of interrupt control register V1)
(INT) = "L" However, $I1_2 = 0$	–	When $I1_2 = 0$: Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
(INT) = "H" However, $I1_2 = 1$	–	When $I1_2 = 1$: Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." ($I1_2$: bit 2 of interrupt control register I1)
–	–	Transfers the contents of interrupt control register V1 to register A.
–	–	Transfers the contents of register A to interrupt control register V1.
–	–	Transfers the contents of interrupt control register V2 to register A.
–	–	Transfers the contents of register A to interrupt control register V2.
–	–	Transfers the contents of interrupt control register I1 to register A.
–	–	Transfers the contents of register A to interrupt control register I1.
–	–	Transfers the contents of timer control register W1 to register A.
–	–	Transfers the contents of register A to timer control register W1.
–	–	Transfers the contents of timer control register W2 to register A.
–	–	Transfers the contents of register A to timer control register W2.
–	–	Transfers the contents of timer control register W6 to register A.
–	–	Transfers the contents of register A to timer control register W6.
–	–	Transfers the high-order 4 bits ($T1_7$–$T1_4$) of timer 1 to register B. Transfers the low-order 4 bits ($T1_3$–$T1_0$) of timer 1 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
–	–	Transfers the high-order 4 bits ($T2_7$–$T2_4$) of timer 2 to register B. Transfers the low-order 4 bits ($T2_3$–$T2_0$) of timer 2 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
–	–	Transfers the contents of register B to the high-order 4 bits ($R1_7$–$R1_4$) of reload register R1, and the contents of register A to the low-order 4 bits ($R1_3$–$R1_0$) of reload register R1.
$V1_2 = 0$: (T1F) = 1	–	When $V1_2 = 0$: Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When $V1_2 = 1$: This instruction is equivalent to the NOP instruction. ($V1_2$: bit 2 of interrupt control register V1)
$V1_3 = 0$: (T2F) =1	–	When $V1_3 = 0$: Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When $V1_3 = 1$: This instruction is equivalent to the NOP instruction. ($V1_3$: bit 3 of interrupt control register V1)

RENESAS

4502 Group

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Type of instructions	Mnemonic	Instruction code										Hexadecimal notation			Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0						
Input/Output operation	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	$(A) \leftarrow (P0)$
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	$(P0) \leftarrow (A)$
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	$(A) \leftarrow (P1)$
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	$(P1) \leftarrow (A)$
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A_1, A_0) \leftarrow (P2_1, P2_0)$ $(A_3, A_2) \leftarrow 0$
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	$(P2_1, P2_0) \leftarrow (A_1, A_0)$
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	$(A_1, A_0) \leftarrow (P3_1, P3_0)$ $(A_3, A_2) \leftarrow 0$
	OP3A	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	$(P3_1, P3_0) \leftarrow (A_1, A_0)$
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	$(D) \leftarrow 1$
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ $(Y) = 0$ to 5
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ $(Y) = 0$ to 5
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	2	2	$(D(Y)) = 0$? $(Y) = 0$ to 5
		0	0	0	0	1	0	1	0	1	1	0	2	B			
	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	$(C) \leftarrow 1$
	RCP	1	0	1	0	0	0	1	1	0	0	2	8	C	1	1	$(C) \leftarrow 0$
	SNZCP	1	0	1	0	0	0	1	0	0	1	2	8	9	1	1	$(C) = 1$?
	IAK	1	0	0	1	1	0	1	1	1	1	2	6	F	1	1	$(A_0) \leftarrow (K)$ $(A_3-A_1) \leftarrow 0$
	OKA	1	0	0	0	0	1	1	1	1	1	2	1	F	1	1	$(K) \leftarrow (A_0)$
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	B	1	1	$(K0) \leftarrow (A)$
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	$(A) \leftarrow (K0)$
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	$(K1) \leftarrow (A)$
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	$(A) \leftarrow (K1)$
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	$(K2) \leftarrow (A)$
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	A	1	1	$(A) \leftarrow (K2)$
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	$(PU0) \leftarrow (A)$
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	E	1	1	$(PU1) \leftarrow (A)$
	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	$(PU2) \leftarrow (A)$

Skip condition	Carry flag CY	Datailed description
–	–	Transfers the input of port P0 to register A.
–	–	Outputs the contents of register A to port P0.
–	–	Transfers the input of port P1 to register A.
–	–	Outputs the contents of register A to port P1.
–	–	Transfers the input of port P2 to the low-order 2 bits (A_1, A_0) of register A.
–	–	Outputs the contents of the low-order 2 bits (A_1, A_0) of register A to port P2.
–	–	Transfers the input of port P3 to the low-order 2 bits (A_1, A_0) of register A.
–	–	Outputs the contents of the low-order 2 bits (A_1, A_0) of register A to port P3.
–	–	Sets (1) to port D.
–	–	Clears (0) to a bit of port D specified by register Y.
–	–	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 ? (Y) = 0 to 5	–	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
–	–	Sets (1) to port C.
–	–	Clears (0) to port C.
(C) = 1	–	Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0."
–	–	Transfers the contents of port K to the bit 0 (A_0) of register A.
–	–	Outputs the contents of bit 0 (A_0) of register A to port K.
–	–	Transfers the contents of register A to key-on wakeup control register K0.
–	–	Transfers the contents of key-on wakeup control register K0 to register A.
–	–	Transfers the contents of register A to key-on wakeup control register K1.
–	–	Transfers the contents of key-on wakeup control register K1 to register A.
–	–	Transfers the contents of register A to key-on wakeup control register K2.
–	–	Transfers the contents of key-on wakeup control register K2 to register A.
–	–	Transfers the contents of register A to pull-up control register PU0.
–	–	Transfers the contents of register A to pull-up control register PU1.
–	–	Transfers the contents of register A to pull-up control register PU2.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation	Number of words	Number of cycles	Function
A/D conversion operation	TABAD	1	0	0	1	1	1	1	0	0	1	2 7 9	1	1	In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode (Q13 = 1), (B) ← (AD7–AD4) (A) ← (AD3–AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2 4 9	1	1	(A3, A2) ← (AD1, AD0) (A1, A0) ← 0
	TADAB	1	0	0	0	1	1	1	0	0	1	2 3 9	1	1	(AD7–AD4) ← (B) (AD3–AD0) ← (A)
	TAQ1	1	0	0	1	0	0	0	1	0	0	2 4 4	1	1	(A) ← (Q1)
	TQ1A	1	0	0	0	0	0	0	1	0	0	2 0 4	1	1	(Q1) ← (A)
	ADST	1	0	1	0	0	1	1	1	1	1	2 9 F	1	1	(ADF) ← 0 Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting
	SNZAD	1	0	1	0	0	0	0	1	1	1	2 8 7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP
Other operation	NOP	0	0	0	0	0	0	0	0	0	0	0 0 0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0 0 2	1	1	RAM back-up However, voltage drop detection circuit is valid
	POF2	0	0	0	0	0	0	1	0	0	0	0 0 8	1	1	RAM back-up
	EPOF	0	0	0	1	0	1	1	0	1	1	0 5 B	1	1	POF or POF2 instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0 0 3	1	1	(P) = 1 ?
	DWDT	1	0	1	0	0	1	1	1	0	0	2 9 C	1	1	Stop of watchdog timer function enabled
	WRST	1	0	1	0	1	0	0	0	0	0	2 A 0	1	1	(WDF1) = 1, after skipping, (WDF1) ← 0
	CMCK	1	0	1	0	0	1	1	0	1	0	2 9 A	1	1	Ceramic resonator selected
	CRCK	1	0	1	0	0	1	1	0	1	1	2 9 B	1	1	RC oscillation selected
	TAMR	1	0	0	1	0	1	0	0	1	0	2 5 2	1	1	(A) ← (MR)
	TMRA	1	0	0	0	0	1	0	1	1	0	2 1 6	1	1	(MR) ← (A)

Skip condition	Carry flag CY	Datailed description
–	–	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A/D control register Q1)
–	–	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
–	–	In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
–	–	Transfers the contents of A/D control register Q1 to register A.
–	–	Transfers the contents of register A to A/D control register Q1.
–	–	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	–	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2)
–	–	No operation; Adds 1 to program counter value, and others remain unchanged.
–	–	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. However, the voltage drop detection circuit is valid.
–	–	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped.
–	–	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	–	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."
–	–	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
(WDF1) = 1	–	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
–	–	Selects the ceramic resonance circuit and stops the on-chip oscillator.
–	–	Selects the RC oscillation circuit and stops the on-chip oscillator.
–	–	Transfers the contents of clock control register MR to register A.
–	–	Transfers the contents of register A to clock control register MR.

INSTRUCTION CODE TABLE

D_3–D_0 / Hex. notation	D9–D4 → 000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 / 010111	011000 / 011111
	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000 — 0	NOP	BLA	SZB 0	BMLA	–	TASP	A 0	LA 0	TABP 0	TABP 16*	–	–	BML	BML*	BL	BL*	BM	B
0001 — 1	–	CLD	SZB 1	–	–	TAD	A 1	LA 1	TABP 1	TABP 17*	–	–	BML	BML*	BL	BL*	BM	B
0010 — 2	POF	–	SZB 2	–	–	TAX	A 2	LA 2	TABP 2	TABP 18*	–	–	BML	BML*	BL	BL*	BM	B
0011 — 3	SNZP	INY	SZB 3	–	–	TAZ	A 3	LA 3	TABP 3	TABP 19*	–	–	BML	BML*	BL	BL*	BM	B
0100 — 4	DI	RD	SZD	–	RT	TAV1	A 4	LA 4	TABP 4	TABP 20*	–	–	BML	BML*	BL	BL*	BM	B
0101 — 5	EI	SD	SEAn	–	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21*	–	–	BML	BML*	BL	BL*	BM	B
0110 — 6	RC	–	SEAM	–	RTI	–	A 6	LA 6	TABP 6	TABP 22*	–	–	BML	BML*	BL	BL*	BM	B
0111 — 7	SC	DEY	–	–	–	–	A 7	LA 7	TABP 7	TABP 23*	–	–	BML	BML*	BL	BL*	BM	B
1000 — 8	POF2	AND	–	SNZ0	LZ 0	–	A 8	LA 8	TABP 8	TABP 24*	–	–	BML	BML*	BL	BL*	BM	B
1001 — 9	–	OR	TDA	–	LZ 1	–	A 9	LA 9	TABP 9	TABP 25*	–	–	BML	BML*	BL	BL*	BM	B
1010 — A	AM	TEAB	TABE	SNZI0	LZ 2	–	A 10	LA 10	TABP 10	TABP 26*	–	–	BML	BML*	BL	BL*	BM	B
1011 — B	AMC	–	–	–	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27*	–	–	BML	BML*	BL	BL*	BM	B
1100 — C	TYA	CMA	–	–	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28*	–	–	BML	BML*	BL	BL*	BM	B
1101 — D	–	RAR	–	–	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29*	–	–	BML	BML*	BL	BL*	BM	B
1110 — E	TBA	TAB	–	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30*	–	–	BML	BML*	BL	BL*	BM	B
1111 — F	–	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31*	–	–	BML	BML*	BL	BL*	BM	B

The above table shows the relationship between machine language codes and machine language instructions. D_3–D_0 show the low-order 4 bits of the machine language code, and D_9–D_4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The second word		
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	pppp
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• * cannot be used in the M34502M2-XXXFP.

INSTRUCTION CODE TABLE (continued)

D3–D0 / Hex. notation	D9–D4: 100000 / 20	100001 / 21	100010 / 22	100011 / 23	100100 / 24	100101 / 25	100110 / 26	100111 / 27	101000 / 28	101001 / 29	101010 / 2A	101011 / 2B	101100 / 2C	101101 / 2D	101110 / 2E	101111 / 2F	110000–111111 / 30–3F
0000 / 0	–	–	OP0A	T1AB	–	TAW6	IAP0	TAB1	SNZT1	–	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001 / 1	–	–	OP1A	T2AB	–	–	IAP1	TAB2	SNZT2	–	–	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010 / 2	–	–	OP2A	–	–	TAMR	IAP2	–	–	–	–	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011 / 3	–	TW6A	OP3A	–	–	TAI1	IAP3	–	–	–	–	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100 / 4	TQ1A	TK1A	–	–	TAQ1	–	–	–	–	–	–	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101 / 5	–	TK2A	–	–	–	–	–	–	–	–	–	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110 / 6	–	TMRA	–	–	–	TAK0	–	–	–	–	–	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111 / 7	–	TI1A	–	–	–	–	–	–	SNZAD	–	–	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000 / 8	–	–	–	–	–	–	–	–	–	–	–	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001 / 9	–	–	–	TADAB	TALA	TAK1	–	TABAD	SNZCP	–	–	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010 / A	–	–	–	–	–	TAK2	–	–	–	CMCK	–	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011 / B	–	TK0A	–	–	TAW1	–	–	–	–	CRCK	–	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100 / C	–	–	–	–	TAW2	–	–	–	RCP	DWDT	–	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101 / D	–	–	TPU0A	–	–	–	–	–	SCP	–	–	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110 / E	TW1A	–	TPU1A	–	–	–	–	–	–	–	–	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111 / F	TW2A	OKA	TPU2A	TR1AB	–	–	IAK	–	–	ADST	–	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D_3–D_0 show the low-order 4 bits of the machine language code, and D_9–D_4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The second word		
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	pppp
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4502 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 20 shows the product of built-in PROM version. Figure 56 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 20 Product of built-in PROM version

Part number	PROM size ($\times$ 10 bits)	RAM size ($\times$ 4 bits)	Package	ROM type
M34502E4FP	4096 words	256 words	PRSP0024GA-A	One Time PROM [shipped in blank]

(1) PROM mode

The 4502 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), S_{CLK} (serial clock input), $\overline{PGM}$ to "H" after connecting wires as shown in Figure 56 and powering on the V_{DD} pin, and then applying 12 V to the V_{PP} pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-perpose serial programmer when performing serial read/program.

As for the serial programmer for the single-chip microcomputer (serial programmer and control software), refer to the "Renesas Microcomputer Development Support Tools" Hompage (http://www.renesas.com/en/tools).

(2) Notes on handling

① A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.

② For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 55 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

Note: Since the screening temperature is higher than storage temperature, never expose the microcomputer to 150 °C exceeding 100 hours.

Fig. 55 Flow of writing and test of the product shipped in blank

PIN CONFIGURATION (TOP VIEW)

Outline PRSP0024GA-A (24P2Q-A)

Fig. 56 Pin configuration of built-in PROM version

CHAPTER 2

APPLICATION

2.1 I/O pins

The 4502 Group has the eighteen I/O pins. (Port P1$_2$ is also used as CNTR I/O pin, Port P1$_3$ is also used as INT input pin, Port P2 is also used as analog input pins A$_{IN0}$ and A$_{IN1}$, Port P3 is also used as analog input pins A$_{IN2}$ and A$_{IN3}$, Port D$_2$ is also used as Port C, and Port D$_3$ is also used as Port K, respectively). This section describes each port I/O function, related registers, application example using each port function and notes.

2.1.1 I/O ports

(1) Port P0
Port P0 is a 4-bit I/O port.
Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

■ **Input/output of port P0**

● Data input to port P0
Set the output latch of specified port P0i (i=0 to 3) to "1" with the **OP0A** instruction. If the output latch is set to "0," "L" level is input.
The state of port P0 is transferred to register A when the **IAP0** instruction is executed.

●Data output from port P0
The contents of register A is output to port P0 with the **OP0A** instruction.
The output structure is an N-channel open-drain.

(2) Port P1
Port P1 is a 4-bit I/O port.
Port P1 has the key-on wakeup function which turns ON/OFF with register K1 and pull-up transistor which turns ON/OFF with register PU1.

■ **Input/output of port P1**

● Data input to port P1
Set the output latch of specified port P1i (i=0 to 3) to "1" with the **OP1A** instruction. If the output latch is set to "0," "L" level is input.
The state of port P1 is transferred to register A when the **IAP1** instruction is executed.

●Data output from port P1
The contents of register A is output to port P1 with the **OP1A** instruction.
The output structure is an N-channel open-drain.

Note: Port P1$_2$ is also used as CNTR. Accordingly, when it is used as port P1$_2$, set "0" to the timer control register W6$_0$.

(3) Port P2

Port P2 is a 2-bit I/O port.

Also, its key-on wakeup function is switched to ON/OFF by the register $K2_0$ and $K2_1$, and its pull-up transistor function is switched to ON/OFF by the register $PU2_0$ and $PU2_1$.

■ **Input/output of port P2**

● Data input to port P2

Set the output latch of specified port $P2_i$ (i=0, 1) to "1" with the **OP2A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P2 is transferred to register A when the **IAP2** instruction is executed.

However, port P2 is 2 bits and A_2 and A_3 are fixed to "0."

● Data output from port P2

The contents of register A is output to port P2 with the **OP2A** instruction.

The output structure is an N-channel open-drain.

(4) Port P3

Port P3 is a 2-bit I/O port.

■ **Input/output of port P3**

● Data input to port P3

Set the output latch of specified port $P3_i$ (i=0, 1) to "1" with the **OP3A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P3 is transferred to register A when the **IAP3** instruction is executed.

However, port P3 is 2 bits and A_2 and A_3 are fixed to "0."

● Data output from port P3

The contents of register A is output to port P3 with the **OP3A** instruction.

The output structure is an N-channel open-drain.

(5) Port D

D0–D5 are six independent I/O ports.

Also, as for ports D2 and D3, its key-on wakeup function is switched to ON/OFF by the register K22 and K23, and its pull-up transistor function is switched to ON/OFF by the register PU22 and PU23.

■ **Input/output of port D**

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D0–D5, select one of port D with the register Y of the data pointer first.

● Data input to port D

Set the output latch of specified port Di (i = 0 to 5) to "1" with the **SD** instruction.

When the output latch is set to "0," "L" level is input.

When the **SZD** instruction is executed, if the port specified by register Y is "0," the next instruction is skipped. If it is "1," the next instruction is executed.

● Data output from port D

Set the output level to the output latch with the **SD** and **RD** instructions.

The state of pin enters the high-impedance state when the **SD** instruction is executed.

The states of all port D enter the high-impedance state when the **CLD** instruction is executed.

The state of pin becomes "L" level when the **RD** instruction is executed.

The output structure is an N-channel open-drain.

Notes 1: When the **SD** and **RD** instructions are used, do not set "01102" or more to register Y.

   2: Port D2 is also used as Port C. Accordingly, when using port D2, set the output latch to "1" with the **SCP** instruction.

   3: Port D3 is also used as Port K. Accordingly, when using port D3, set the output latch to "1" with the **OKA** instruction.

(6) Port C
Port C is a 1-bit I/O port.

■ **Input/output of port C**

● Data input to port C
Set the output latch of specified port C to "1" with the **SCP** instruction. If the output latch is set to "0," "L" level is input.
When the **SNZCP** instruction is executed, if the port C is "1," the next instruction is skipped. If it is "0," the next instruction is executed.

●Data output from port C
Set the output level to the output latch with the **SCP** and **RCP** instructions.
The state of pin enters the high-impedance state when the **SCP** instruction is executed.
The state of pin becomes "L" level when the **RCP** instruction is executed.
The output structure is an N-channel open-drain.

Note: Port C is also used as port D2. Accordingly, when using port C, set the output latch to "1" with the **SD** instruction.

(7) Port K
Port K is a 1-bit I/O port.

■ **Input/output of port K**

● Data input to port K
Set the output latch of specified port K to "1" with the **OKA** instruction. If the output latch is set to "0," "L" level is input.
The state of port K is transferred to register A when the **IAK** instruction is executed.
However, port K is 1 bit and A_1, A_2 and A_3 are fixed to "0."

●Data output from port K
The contents of register A is output to port K with the **OKA** instruction.
The output structure is an N-channel open-drain.

Note: Port K is also used as port D3. Accordingly, when using port K, set the output latch to "1" with the **SD** instruction.

2.1.2 Related registers

(1) Key-on wakeup control register K0
Register K0 controls the ON/OFF of the key-on wakeup function of ports P0$_0$–P0$_3$.
Set the contents of this register through register A with the **TK0A** instruction.
The contents of register K0 is transferred to register A with the **TAK0** instruction.
Table 2.1.1 shows the key-on wakeup control register K0.

Table 2.1.1 Key-on wakeup control register K0

Key-on wakeup control register K0		at reset : 0000$_2$	at RAM back-up : state retained	R/W
K0$_3$	Port P0$_3$	0	Key-on wakeup invalid	
	key-on wakeup control bit	1	Key-on wakeup valid	
K0$_2$	Port P0$_2$	0	Key-on wakeup invalid	
	key-on wakeup control bit	1	Key-on wakeup valid	
K0$_1$	Port P0$_1$	0	Key-on wakeup invalid	
	key-on wakeup control bit	1	Key-on wakeup valid	
K0$_0$	Port P0$_0$	0	Key-on wakeup invalid	
	key-on wakeup control bit	1	Key-on wakeup valid	

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Pull-up control register PU0
Register PU0 controls the ON/OFF of the ports P0$_0$–P0$_3$ pull-up transistor.
Set the contents of this register through register A with the **TPU0A** instruction.
Table 2.1.2 shows the pull-up control register PU0.

Table 2.1.2 Pull-up control register PU0

Pull-up control register PU0		at reset : 0000$_2$	at RAM back-up : state retained	W
PU0$_3$	Port P0$_3$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU0$_2$	Port P0$_2$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU0$_1$	Port P0$_1$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU0$_0$	Port P0$_0$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	

Note: "W" represents write enabled.

(3) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P1$_0$–P1$_3$.

Set the contents of this register through register A with the **TK1A** instruction.

The contents of register K1 is transferred to register A with the **TAK1** instruction.

Table 2.1.3 shows the key-on wakeup control register K1.

Table 2.1.3 Key-on wakeup control register K1

Key-on wakeup control register K1		at reset : 0000$_2$		at RAM back-up : state retained	R/W
K1$_3$	Port P1$_3$/INT	0	P1$_3$ key-on wakeup invalid/INT pin key-on wakeup valid		
	key-on wakeup control bit	1	P1$_3$ key-on wakeup valid/INT pin key-on wakeup invalid		
K1$_2$	Port P1$_2$/CNTR	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K1$_1$	Port P1$_1$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K1$_0$	Port P1$_0$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

(4) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P1$_0$–P1$_3$ pull-up transistor.

Set the contents of this register through register A with the **TPU1A** instruction.

Table 2.1.4 shows the pull-up control register PU1.

Table 2.1.4 Pull-up control register PU1

Pull-up control register PU1		at reset : 0000$_2$		at RAM back-up : state retained	W
PU1$_3$	Port P1$_3$/INT	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
PU1$_2$	Port P1$_2$/CNTR	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
PU1$_1$	Port P1$_1$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
PU1$_0$	Port P1$_0$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		

Note: "W" represents write enabled.

(5) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports $P2_0$, $P2_1$, D_2/C and D_3/K.
Set the contents of this register through register A with the **TK2A** instruction.
The contents of register K2 is transferred to register A with the **TAK2** instruction.
Table 2.1.5 shows the key-on wakeup control register K2.

Table 2.1.5 Key-on wakeup control register K2

Key-on wakeup control register K2		at reset : 0000_2		at RAM back-up : state retained	R/W
$K2_3$	Port D_3/K	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
$K2_2$	Port D_2/C	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
$K2_1$	Port $P2_1/A_{IN1}$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
$K2_0$	Port $P2_0/A_{IN0}$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports $P2_0$, $P2_1$, D_2/C and D_3/K pull-up transistor.
Set the contents of this register through register A with the **TPU2A** instruction.
Table 2.1.6 shows the pull-up control register PU2.

Table 2.1.6 Pull-up control register PU2

Pull-up control register PU2		at reset : 0000_2		at RAM back-up : state retained	W
$PU2_3$	Port D_3/K	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
$PU2_2$	Port D_2/C	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
$PU2_1$	Port $P2_1/A_{IN1}$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
$PU2_0$	Port $P2_0/A_{IN0}$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		

Note: "W" represents write enabled.

(7) Timer control register W6

Bit 0 of register W6 selects the P1$_2$/CNTR function, and bit 1 controls the CNTR output.
Set the contents of this register through register A with the **TW6A** instruction.
The contents of register W6 is transferred to register A with the **TAW6** instruction.
Table 2.1.7 shows the timer control register W6.

Table 2.1.7 Timer control register W6

Timer control register W6		at reset : 0000$_2$	at RAM back-up : state retained	R/W
W6$_3$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
W6$_2$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
W6$_1$	CNTR output control bit	0	Timer 1 underflow signal divided by 2 output	
		1	Timer 2 underflow signal divided by 2 output	
W6$_0$	P1$_2$/CNTR function selection bit	0	P1$_2$ (I/O) / CNTR input	
		1	P1$_2$ (input) / CNTR input/output	

Notes 1: "R" represents read enabled, and "W" represents write enabled.
      2: When setting the port, W6$_3$–W6$_1$ are not used.

2.1.3 Port application examples

(1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an N-channel open-drain and port P0 has the pull-up resistor.

Outline: The connecting required external part is just keys.
Specifications: Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.

Fig. 2.1.1 Key input by key scan

Fig. 2.1.2 Key scan input timing

2.1.4 Notes on use

(1) Note when an I/O port is used as an input port
Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention
Connect an approximate 0.1 μF bypass capacitor directly to the V_{SS} line and the V_{DD} line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.
The CNV$_{SS}$ pin is also used as the V$_{PP}$ pin (programming voltage = 12.5 V) at the One Time PROM version.
Connect the CNV$_{SS}$/V$_{PP}$ pin to V$_{SS}$ through an approximate 5 kΩ resistor which is connected to the CNV$_{SS}$/V$_{PP}$ pin at the shortest distance.

(3) Note on multifunction
- The input/output of D$_2$, D$_3$, P1$_2$ and P1$_3$ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P1$_2$ can be used even when CNTR (output) is selected.
- The input/output of P2$_0$, P2$_1$, P3$_0$ and P3$_1$ can be used even when A$_{IN0}$, A$_{IN1}$, A$_{IN2}$ and A$_{IN3}$ are selected.

(4) Connection of unused pins
Table 2.1.8 shows the connections of unused pins.

(5) SD, RD instructions
When the **SD** and **RD** instructions are used, do not set "0110$_2$" or more to register Y.

(6) Analog input pins
When both analog input A$_{IN0}$–A$_{IN3}$ and I/O ports P2 and P3 function are used, note the following;
- Selection of analog input pins
Even when P2$_0$/A$_{IN0}$, P2$_1$/A$_{IN1}$, P3$_0$/A$_{IN2}$, P3$_1$/A$_{IN3}$ are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."
Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P1$_3$/INT pin
When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of port P1$_3$ is not used (register K1$_3$ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

Table 2.1.6 Connections of unused pins

Pin	Connection	Usage condition
X_{IN}	Connect to V_{SS}.	System operates by the on-chip oscillator. (**Note 1**)
X_{OUT}	Open.	System operates by the external clock. (The ceramic resonator is selected with the **CMCK** instruction.)
		System operates by the RC oscillator. (The RC oscillation is selected with the **CRCK** instruction.)
		System operates by the on-chip oscillator. (**Note 1**)
D_0, D_1 D_4, D_5	Open. (Output latch is set to "1.")	————————
	Open. (Output latch is set to "0.")	————————
	Connect to V_{SS}.	————————
D_2/C D_3/K	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (**Note 4**)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
$P0_0$–$P0_3$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (**Note 4**)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
$P1_0$, $P1_1$ $P1_2$/CNTR	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (**Note 4**)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
$P1_3$/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled. (**Notes 4, 5**)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
$P2_0$/A_{IN0} $P2_1$/A_{IN1}	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (**Note 4**)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (**Notes 2, 3**)
$P3_0$/A_{IN2} $P3_1$/A_{IN3}	Open. (Output latch is set to "1.")	————————
	Open. (Output latch is set to "0.")	————————
	Connect to V_{SS}.	————————

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).
2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state.
Do not select the key-on wakeup function.
4: When selecting the key-on wakeup function, select also the pull-up function.
5: Clear the bit 3 ($I1_3$) of register I1 to "0" to disable to input to INT pin (after reset: $I1_3$ = "0")

(Note when connecting to V_{SS})
● Connect the unused pins to V_{SS} using the thickest wire at the shortest distance against noise.

2.2 Interrupts

The 4502 Group has four interrupt sources : external (INT), timer 1, timer 2, and A/D.
This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

2.2.1 Interrupt functions

(1) External 0 interrupt (INT)
The interrupt request occurs by the change of input level of INT pin.
The interrupt valid waveform can be selected by the bits 1 and 2, and the INT pin input is controlled by the bit 3 of the interrupt control register I1.

■ **External 0 interrupt INT processing**

● When the interrupt is used
The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

● When the interrupt is not used
The interrupt is disabled and the **SNZ0** instruction is valid when the bit 0 of register V1 is set to "0."

(2) Timer 1 interrupt
The interrupt request occurs by the timer 1 underflow.

■ **Timer 1 interrupt processing**

● When the interrupt is used
The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.

● When the interrupt is not used
The interrupt is disabled and the **SNZT1** instruction is valid when the bit 2 of register V1 is set to "0."

(3) Timer 2 interrupt
The interrupt request occurs by the timer 2 underflow.

■ **Timer 2 interrupt processing**

● When the interrupt is used
The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.

● When the interrupt is not used
The interrupt is disabled and the **SNZT2** instruction is valid when the bit 3 of register V1 is set to "0."

(4) A/D interrupt
The interrupt request occurs by the end of the A/D conversion.

■ **A/D interrupt processing**

● When the interrupt is used
The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the A/D interrupt occurs, the interrupt processing is executed from address C in page 1.

● When the interrupt is not used
The interrupt is disabled and the **SNZAD** instruction is valid when the bit 2 of register V2 is set to "0."

2.2.2 Related registers

(1) Interrupt enable flag (INTE)
The interrupt enable flag (INTE) controls whether the every interrupt enable/disable.
Interrupts are enabled when INTE flag is set to "1" with the **EI** instruction and disabled when INTE flag is cleared to "0" with the **DI** instruction.
When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the **EI** instruction is executed.

Note: The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

(2) Interrupt control register V1
Interrupt enable bit of external 0, timer 1 and timer 2 are assigned to register V1.
Set the contents of this register through register A with the **TV1A** instruction.
In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A.
Table 2.2.1 shows the interrupt control register V1.

Table 2.2.1 Interrupt control register V1

Interrupt control register V1		at reset : 00002	at RAM back-up : 00002	R/W
$V1_3$	Timer 2 interrupt enable bit	0	Interrupt disabled (**SNZT2** instruction is valid)	
		1	Interrupt enabled (**SNZT2** instruction is invalid) (**Note 2**)	
$V1_2$	Timer 1 interrupt enable bit	0	Interrupt disabled (**SNZT1** instruction is valid)	
		1	Interrupt enabled (**SNZT1** instruction is invalid) (**Note 2**)	
$V1_1$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
$V1_0$	External 0 interrupt enable bit	0	Interrupt disabled (**SNZ0** instruction is valid)	
		1	Interrupt enabled (**SNZ0** instruction is invalid) (**Note 2**)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: These instructions are equivalent to the **NOP** instruction.
3: When the interrupt is set, $V1_1$ is not used.

(3) Interrupt control register V2

Interrupt enable bit of A/D is assigned to register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

Table 2.2.2 shows the interrupt control register V2.

Table 2.2.2 Interrupt control register V2

Interrupt control register V2		at reset : 0000$_2$	at RAM back-up : 0000$_2$	R/W
V2$_3$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2$_2$	A/D interrupt enable bit	0	Interrupt disabled (**SNZAD** instruction is valid)	
		1	Interrupt enabled (**SNZAD** instruction is invalid) (**Note 2**)	
V2$_1$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2$_0$	Not used	0	This bit has no function, but read/write is enabled.	
		1		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This instruction is equivalent to the **NOP** instruction.

3: When the interrupt is set, V2$_3$, V2$_1$ and V2$_0$ are not used.

(4) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit.

Each interrupt request flag is cleared to "0" when either;

•an interrupt occurs, or

•the next instruction is skipped with a skip instruction.

(5) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the **TI1A** instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A.

Table 2.2.3 shows the interrupt control register I1.

Table 2.2.3 Interrupt control register I1

Interrupt control register I1		at reset : 0000$_2$		at RAM back-up : state retained	R/W
I1$_3$	INT pin input control bit (**Note 2**)	0	INT pin input disabled		
		1	INT pin input enabled		
I1$_2$	Interrupt valid waveform for INT pin/return level selection bit (**Note 2**)	0	Falling waveform ("L" level of INT pin is recognized with the **SNZI0** instruction)/"L" level		
		1	Rising waveform ("H" level of INT pin is recognized with the **SNZI0** instruction)/"H" level		
I1$_1$	INT pin edge detection circuit control bit	0	One-sided edge detected		
		1	Both edges detected		
I1$_0$	INT pin timer 1 control enable bit	0	Disabled		
		1	Enabled		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I1$_2$ and I1$_3$ are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the **SNZ0** instruction when the bit 0 (V1$_0$) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZ0** instruction, for the case when a skip is performed with the **SNZ0** instruction.

2.2.3 Interrupt application examples

(1) INT interrupt
The INT pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of both edges ("H"→"L" or "L"→"H").

Outline: An external 0 interrupt can be used by dealing with the change of edge ("H"→"L" or "L"→"H") in both directions as a trigger.
Specifications: An interrupt occurs by the change of an external signals edge ("H"→"L" or "L"→"H").

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

(2) Timer 1 interrupt
Constant period interrupts by a setting value to timer 1 can be used.

Outline: The constant period interrupts by the timer 1 underflow signal can be used.
Specifications: Prescaler and timer 1 divide the system clock frequency $f(X_{IN})$ = 4.0 MHz, and the timer 1 interrupt occurs every 1 ms.

Figure 2.2.3 shows a setting example of the timer 1 constant period interrupt.

(3) Timer 2 interrupt
Constant period interrupts by a setting value to timer 2 can be used.

Outline: The constant period interrupts by the timer 2 underflow signal can be used.
Specifications: Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every about 1 ms.

Figure 2.2.4 shows a setting example of the timer 2 constant period interrupt.

Fig. 2.2.1 INT interrupt operation example

① Disable Interrupts
   INT interrupt is temporarily disabled.

   Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

   Interrupt control register V1 $\boxed{\times}\boxed{\times}\boxed{\times}\boxed{0}$ INT interrupt occurrence disabled
                                    b3   b0   (**TV1A** instruction)

② Set Port
   Port used for INT interrupt is set to input port.

   Port P1₃ output latch $\boxed{1}\boxed{\times}\boxed{\times}\boxed{\times}$ Set to input (**OP1A** instruction)
                            b3   b0

③ Set Valid Waveform
   Valid waveform of INT pin is selected.
   Both edges detection selected
                                              b3   b0
   Interrupt control register I1 $\boxed{1}\boxed{\times}\boxed{1}\boxed{\times}$ Both edges detection selected (**TI1A** instruction)

④ Execute **NOP** Instruction

                            NOP instruction

⑤ Clear Interrupt Request
   INT interrupt activated condition is cleared.
   INT interrupt request flag EXF0   "0"   INT interrupt activated condition cleared
                                                 (**SNZ0** instruction)

Note when the interrupt request is cleared
When ⑤ is executed, considering the skip of the next instruction according to the
interrupt request flag EXF0, insert the **NOP** instruction after the **SNZ0** instruction.

⑥ Enable Interrupts
   The INT interrupt which is temporarily disabled is enabled.

   Interrupt control register V1 $\boxed{\times}\boxed{\times}\boxed{\times}\boxed{1}$ INT interrupt occurrence enabled
                                    b3   b0   (**TV1A** instruction)
   Interrupt enable flag INTE   "1"   All interrupts enabled (**EI** instruction)

                      INT interrupt execution started

"**X**": it can be "0" or "1."

Fig. 2.2.2 INT interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more
          of system clock.

① Disable Interrupts
Timer 1 interrupt is temporarily disabled.

Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

Interrupt control register V1 $\boxed{\times\ 0\ \times\ \times}$ Timer 1 interrupt occurrence disabled
(**TV1A** instruction)

b3   b0

② Stop Timer Operation
Timer 1 and prescaler are temporarily stopped.
Dividing ratio of prescaler is selected.

Timer control register W1 $\boxed{0\ 1\ 0\ 0}$ Timer 1 stop (**TW1A** instruction)
Prescaler stop
Prescaler divided by 16 selected

b3   b0

③ Set Timer Value
Timer 1 count time is set. (The formula is shown ※A below.)

Timer 1 reload register R1   "52₁₆"   Timer count value 82 set (**T1AB** instruction)

④ Clear Interrupt Request
Timer 1 interrupt activated condition is cleared.
Timer 1 interrupt request flag T1F   "0"   Timer 1 interrupt activated condition cleared
(**SNZT1** instruction)

Note when the interrupt request is cleared
When ④ is executed, considering the skip of the next instruction according to the
interrupt request flag T1F, insert the **NOP** instruction after the **SNZT1** instruction.

⑤ Start Timer Operation
Timer 1 and prescaler temporarily stopped are restarted.

Timer control register W1 $\boxed{1\ 1\ 1\ 0}$ Timer 1 operation start (**TW1A** instruction)
Prescaler operation start

b3   b0

⑥ Enable Interrupts
The Timer 1 interrupt which is temporarily disabled is enabled.

Interrupt control register V1 $\boxed{\times\ 1\ \times\ \times}$ Timer 1 interrupt occurrence enabled
(**TV1A** instruction)
Interrupt enable flag INTE   "1"   All interrupts enabled (**EI** instruction)

b3   b0

Constant period interrupt execution start

※A The prescaler dividing ratio and timer 1 count value to make the interrupt occur every 1 ms are set as follows.

$$1\ ms \cong (4.0\ MHz)^{-1} \times 3 \times 16 \times (82+1)$$

System clock   Instruction clock   Prescaler dividing ratio   Timer 1 count value

"**X**": it can be "0" or "1."

Fig. 2.2.3 Timer 1 constant period interrupt setting example

① Disable Interrupts
Timer 2 interrupt is temporarily disabled.

Interrupt enable flag INTE "0"   All interrupts disabled (**DI** instruction)

Interrupt control register V1 [b3] 0 ✕ ✕ ✕ [b0]   Timer 2 interrupt occurrence disabled
(**TV1A** instruction)

② Stop Timer 2 Operation
Timer 2 and prescaler are temporarily stopped.
Dividing ratio of prescaler is selected.

Timer control register W1 [b3] 0 1 ✕ ✕ [b0]   Prescaler stop (**TW1A** instruction)
Prescaler divided by 16 selected for count source

Timer control register W2 [b3] 0 ✕ 0 1 [b0]   Timer 2 stop (**TW2A** instruction)
Prescaler output selected for count source

③ Set Timer Value
Timer 2 count time is set. (The formula is shown ※A below.)

Timer 2 reload register R2 "52₁₆"   Timer count value 82 set (**T2AB** instruction)

④ Clear Interrupt Request
Timer 2 interrupt activated condition is cleared.
Timer 2 interrupt request flag T2F "0"   Timer 2 interrupt activated condition cleared
(**SNZT2** instruction)

Note when the interrupt request is cleared
When ④ is executed, considering the skip of the next instruction according to the
interrupt request flag T2F, insert the **NOP** instruction after the **SNZT2** instruction.

⑤ Start Timer 2 Operation
Timer 2 and prescaler temporarily stopped are restarted.

Timer control register W2 [b3] 1 ✕ 0 1 [b0]   Timer 2 operation start (**TW2A** instruction)

Timer control register W1 [b3] 1 1 ✕ ✕ [b0]   Prescaler operation start (**TW1A** instruction)

⑥ Enable Interrupts
The timer 2 interrupt which is temporarily disabled is enabled.

Interrupt control register V1 [b3] 1 ✕ ✕ ✕ [b0]   Timer 2 interrupt occurrence enabled
(**TV1A** instruction)
Interrupt enable flag INTE "1"   All interrupts enabled (**EI** instruction)

Constant period interrupt execution start

※A The prescaler dividing ratio and timer 2 count value to make the interrupt occur
every about 1 ms are set as follows.

$1 \text{ ms} \cong (4.0 \text{ MHz})^{-1} \times 3 \times 16 \times (82+1)$

System clock | Instruction clock | Prescaler dividing ratio | Timer 2 count value

"✕": it can be "0" or "1."

Fig. 2.2.4 Timer 2 constant period interrupt setting example

2.2.4 Notes on use

(1) Setting of INT interrupt valid waveform
Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.
Depending on the input state of P1$_3$/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control
Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.
Depending on the input state of P1$_3$/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts
Multiple interrupts cannot be used in the 4502 Group.

(4) Notes on interrupt processing
When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P1$_3$/INT pin
The P1$_3$/INT pin need not be selected the external interrupt input INT function or the normal output port P1$_3$ function. However, the EXF0 flag is set to "1" when a valid waveform is input to INT pin even if it is used as an I/O port P1$_3$.

(6) Power down instruction
Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

2.3 Timers

The 4502 Group has two 8-bit timers (each has a reload register) and a 16-bit fixed dividing frequency timer which has the watchdog timer function.

This section describes individual types of timers, related registers, application examples using timers and notes.

2.3.1 Timer functions

(1) Timer 1

■ **Timer operation**
(Timer 1 has the timer 1 count start trigger function from P1₃/INT pin input)

(2) Timer 2

■ **Timer operation**

(3) 16-bit timer

■ **Watchdog function**
Watchdog timer provides a method to reset the system when a program run-away occurs.

System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the **WRST** instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The **WRST** instruction has the skip function. When the **WRST** instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

2.3.2 Related registers

(1) Interrupt control register V1

The external 0 interrupt enable bit is assigned to bit 0, timer 1 interrupt enable bit is assigned to bit 2, and the timer 2 interrupt enable bit is assigned to bit 3.

Set the contents of this register through register A with the **TV1A** instruction. The **TAV1** instruction can be used to transfer the contents of register V1 to register A.

Table 2.3.1 shows the interrupt control register V1.

Table 2.3.1 Interrupt control register V1

Interrupt control register V1		at reset : 0000_2		at RAM back-up : 0000_2	R/W
$V1_3$	Timer 2 interrupt enable bit	0	Interrupt disabled (**SNZT2** instruction is valid)		
		1	Interrupt enabled (**SNZT2** instruction is invalid) (**Note 2**)		
$V1_2$	Timer 1 interrupt enable bit	0	Interrupt disabled (**SNZT1** instruction is valid)		
		1	Interrupt enabled (**SNZT1** instruction is invalid) (**Note 2**)		
$V1_1$	Not used	0	This bit has no function, but read/write is enabled.		
		1			
$V1_0$	External 0 interrupt enable bit	0	Interrupt disabled (**SNZ0** instruction is valid)		
		1	Interrupt enabled (**SNZ0** instruction is invalid) (**Note 2**)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.
    2: These instructions are equivalent to the **NOP** instruction.
    3: When timer is used, $V1_1$ and $V1_0$ are not used.

(2) Timer control register W1

The timer 1 count start synchronous circuit control bit is assigned to bit 0, the timer 1 control bit is assigned to bit 1, the prescaler dividing ratio selection bit is assigned to bit 2, and the prescaler control bit is assigned to bit 3.

Set the contents of this register through register A with the **TW1A** instruction. The **TAW1** instruction can be used to transfer the contents of register W1 to register A.

Table 2.3.2 shows the timer control register W1.

Table 2.3.2 Timer control register W1

Timer control register W1		at reset : 0000_2		at RAM back-up : 0000_2	R/W
$W1_3$	Prescaler control bit	0	Stop (state initialized)		
		1	Operating		
$W1_2$	Prescaler dividing ratio selection bit	0	Instruction clock divided by 4		
		1	Instruction clock divided by 16		
$W1_1$	Timer 1 control bit	0	Stop (state retained)		
		1	Operating		
$W1_0$	Timer 1 count start synchronous circuit control bit	0	Count start synchronous circuit not selected		
		1	Count start synchronous circuit selected		

Note: "R" represents read enabled, and "W" represents write enabled.

(3) Timer control register W2
The timer 2 count source selection bits are assigned to bits 0 and 1, the timer 1 count auto-stop circuit control bit is assigned to bit 2 and the timer 2 control bit is assigned to bit 3.
Set the contents of this register through register A with the **TW2A** instruction. The **TAW2** instruction can be used to transfer the contents of register W2 to register A.
Table 2.3.3 shows the timer control register W2.

Table 2.3.3 Timer control register W2

Timer control register W2		at reset : 0000$_2$		at RAM back-up : state retained	R/W
W2$_3$	Timer 2 control bit	0	Stop (state retained)		
		1	Operating		
W2$_2$	Timer 1 count auto-stop circuit control bit (**Note 2**)	0	Count auto-stop circuit not selected		
		1	Count auto-stop circuit selected		
W2$_1$	Timer 2 count source selection bits	W2$_1$	W2$_0$	Count source	
		0	0	Timer 1 underflow signal	
		0	1	Prescaler output (ORCLK)	
W2$_0$		1	0	CNTR input	
		1	1	System clock	

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: This function is valid only when the timer 1 count start synchronous circuit is selected.

(4) Timer control register W6
The P1$_2$/CNTR function selection bit is assigned to bit 0 and the CNTR output control bit is assigned to bit 1.
Set the contents of this register through register A with the **TW6A** instruction. The **TAW6** instruction can be used to transfer the contents of register W6 to register A.
Table 2.3.4 shows the timer control register W6.

Table 2.3.4 Timer control register W6

Timer control register W6		at reset : 0000$_2$	at RAM back-up : state retained	R/W
W6$_3$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
W6$_2$	Not used	0	This bit has no function, but read/write is enabled.	
		1		
W6$_1$	CNTR output control bit	0	Timer 1 underflow signal divided by 2 output	
		1	Timer 2 underflow signal divided by 2 output	
W6$_0$	P1$_2$/CNTR function selection bit	0	P1$_2$ (I/O) / CNTR input (**Note 2**)	
		1	P1$_2$ (input) / CNTR I/O (**Note 2**)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: The CNTR input is valid only when the CNTR input is selected for the timer 2 count source.
3: When timer is used, W6$_3$ and W6$_2$ are not used.

2.3.3 Timer application examples

(1) Timer operation: measurement of constant period
The constant period by the setting timer count value can be measured.

Outline: The constant period by the timer 1 underflow signal can be measured.
Specifications: Timer 1 and prescaler divides the system clock frequency $f(X_{IN})$ = 4.0 MHz, and the timer 1 interrupt request occurs every 3 ms.

Figure 2.3.3 shows the setting example of the constant period measurement.

(2) CNTR output operation: piezoelectric buzzer output

Outline: Square wave output from timer 1 can be used for piezoelectric buzzer output.
Specifications: 4 kHz square wave is output from the CNTR pin at system clock frequency $f(X_{IN})$ = 4.0 MHz. Also, timer 1 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.4 shows the setting example of CNTR output.

In order to reduce the current dissipation, output is high-impedance state during buzzer output stop.

125 µs 125 µs

Set dividing ratio for timer 1 underflow cycle to 125 µs.

4502

CNTR

Fig. 2.3.1 Peripheral circuit example

(3) CNTR input operation: event count

Outline: Count operation can be performed by using the signal (falling waveform) input from CNTR pin as the event.
Specifications: The low-frequency pulse from external as the timer 2 count source is input to CNTR pin, and the timer 2 interrupt request occurs every 100 counts.

Figure 2.3.5 shows the setting example of CNTR input.

(4) Timer operation: timer start by external input

Outline: The constant period can be measured by external input.
Specifications: System clock frequency f(X$_{IN}$) = 4 MHz and timer 1 operates by INT input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.6 shows the setting example of timer start.

(5) Watchdog timer
Watchdog timer provides a method to reset the system when a program run-away occurs. Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of timer 16-bit timers' 65534 counts or less (execute **WRST** instruction at a cycle of 65534 machine cycles or less).

Outline: Execute the **WRST** instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the **WRST** instruction is not executed and system reset occurs.
Specifications: System clock frequency f(X$_{IN}$) = 4.0 MHz is used, and program run-away is detected by executing the **WRST** instruction in 49 ms.

Figure 2.3.2 shows the watchdog timer function, and Figure 2.3.7 shows the example of watchdog timer.

① After system is released from reset (= after program is started), timer WDT starts count down.
② When timer WDT underflow occurs, WDF1 flag is set to "1."
③ When the **WRST** instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
④ When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
⑤ The output transistor of $\overline{\text{RESET}}$ pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of machine cycle because the count source of watchdog timer is the instruction clock.

Fig. 2.3.2 Watchdog timer function

① Disable Interrupts
Timer 1 interrupt is temporarily disabled.

Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

Interrupt control register V1 | ✕ | 0 | ✕ | ✕ | (b3 ... b0)   Timer 1 interrupt occurrence disabled (**TV1A** instruction)

↓

② Stop Timer Operation
Timer 1 and prescaler are temporarily stopped.
Dividing ratio of prescaler is selected.

Timer control register W1 | 0 | 1 | 0 | 0 | (b3 ... b0)   Timer 1 stop (**TW1A** instruction)
Prescaler stop
Prescaler divided by 16 selected

↓

③ Set Timer Value
Timer 1 count time is set. (The formula is shown ※A below.)

Timer 1 reload register R1   "$F9_{16}$"   Timer count value 249 set (**T1AB** instruction)

↓

④ Clear Interrupt Request
Timer 1 interrupt activated condition is cleared.
Timer 1 interrupt request flag T1F "0"   Timer 1 interrupt activated condition cleared (**SNZT1** instruction)

↓

Note when the interrupt request is cleared
When ④ is executed, considering the skip of the next instruction according to the interrupt request flag T1F, insert the **NOP** instruction after the **SNZT1** instruction.

↓

⑤ Start Timer 1 Operation
Timer 1 and prescaler temporarily stopped are restarted.

Timer control register W1 | 1 | 1 | 1 | 0 | (b3 ... b0)   Timer 1 operation start (**TW1A** instruction)
Prescaler operation start

↓

⑥ Enable Interrupts
The timer 1 interrupt which is temporarily disabled is enabled.

Interrupt control register V1 | ✕ | 1 | ✕ | ✕ | (b3 ... b0)   Timer 1 interrupt occurrence enabled (**TV1A** instruction)
Interrupt enable flag INTE   "1"   All interrupts enabled (**EI** instruction)

↓

Constant period interrupt execution start

※A The prescaler dividing ratio and timer 1 count value to make the interrupt occur
every 3 ms are set as follows.

$$3 \text{ ms} = (4.0 \text{ MHz})^{-1} \times 3 \times 16 \times (249+1)$$

- $(4.0 \text{ MHz})^{-1}$: System clock
- 3: Instruction clock
- 16: Prescaler dividing ratio
- $(249+1)$: Timer 1 count value

"✕": it can be "0" or "1."

Fig. 2.3.3 Constant period measurement setting example

① Disable Interrupts
    Timer 1 interrupt is temporarily disabled.

        Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

                                        b3   b0   Timer 1 interrupt occurrence disabled
        Interrupt control register V1   X 0 X X   (**TV1A** instruction)

② Stop Timer Operation
    Timer 1 and prescaler are temporarily stopped.
    Dividing ratio of prescaler is selected.

                                        b3   b0   Timer 1 stop (**TW1A** instruction)
        Timer control register W1   0 0 0 0   Prescaler stop
                                                       Prescaler divided by 4 selected

③ Set Timer Value, Select CNTR Output
    CNTR output is selected.
    Timer 1 count time is set.

                                          b3   b0
        Timer control register W6   X X 0 1   CNTR output selected (**TW6A** instruction)

        Timer 1 reload register R1   "29₁₆"   Timer count value 41 set (**T1AB** instruction)

④ Clear Interrupt Request
    Timer 1 interrupt activated condition is cleared.
        Timer 1 interrupt request flag T1F "0"   Timer 1 interrupt activated condition cleared
                                                        (**SNZT1** instruction)

Note when the interrupt request is cleared
When ④ is executed, considering the skip of the next instruction according to the
interrupt request flag T1F, insert the **NOP** instruction after the **SNZT1** instruction.

⑤ Start Timer 1 Operation
    Timer 1 and prescaler temporarily stopped are restarted.

                                        b3   b0   Timer 1 operation start (**TW1A** instruction)
        Timer control register W1 1 0 1 0   Prescaler operation start

⑥ Enable Interrupts
    The timer 1 interrupt which is temporarily disabled is enabled.
                                        b3   b0   Timer 1 interrupt occurrence enabled
        Interrupt control register V1   X 1 X X   (**TV1A** instruction)
        Interrupt enable flag INTE   "1"   All interrupts enabled (**EI** instruction)

⑦ Stop CNTR Output
    P1₂/CNTR I/O port is set to CNTR input port, and it is set to the high-impedance state.
                                          b3   b0
        Timer control register W6   X X 0 0   CNTR input pin set (**TW6A** instruction)
                                          b3   b0
        Output latch of port P1₂   X 1 X X   Input mode is set. (**OP1A** instruction)

"**X**": it can be "0" or "1."

Fig. 2.3.4 CNTR output setting example

① Disable Interrupts
  Timer 2 interrupt is temporarily disabled.

  Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

  Interrupt control register V1 | b3 | | | b0 |
                                  | 0 | X | X | X | Timer 2 interrupt occurrence disabled
                                                      (**TV1A** instruction)

↓

② Stop Timer Operation
  Timer operation is temporarily stopped.
  Timer 2 count source is selected.

  Timer control register W2 | b3 | | | b0 |
                              | 0 | X | 1 | 0 | Timer 2 stop (**TW2A** instruction)
                                                  CNTR input selected for count source

↓

③ Set Timer Value
  Timer 2 count time is set.

  Timer 2 reload register R2   "63₁₆"   Timer count value 99 set (**T2AB** instruction)

↓

④ Set port P1₂
  P1₂/CNTR I/O port is set to input port.

  Output latch of port P1₂ | b3 | | | b0 |
                             | X | 1 | X | X | Input mode is set. (**OP1A** instruction)

  Timer control register W6 | b3 | | | b0 |
                              | X | X | X | 0 | Port P1₂ (I/O) set (**TW6A** instruction)

↓

⑤ Clear Interrupt Request
  Timer 2 interrupt activated condition is cleared.
  Timer 2 interrupt request flag T2F "0"   Timer 2 interrupt activated condition cleared
                                               (**SNZT2** instruction)

↓

(Note when the interrupt request is cleared
  When ⑤ is executed, considering the skip of the next instruction according to the
  interrupt request flag T2F, insert the **NOP** instruction after the **SNZT2** instruction.)

↓

⑥ Start Timer 2 Operation
  Timer 2 temporarily stopped is restarted.

  Timer control register W2 | b3 | | | b0 |
                              | 1 | X | 1 | 0 | Timer 2 operation start (**TW2A** instruction)

↓

⑦ Enable Interrupts
  The timer 2 interrupt which is temporarily disabled is enabled.

  Interrupt control register V1 | b3 | | | b0 |
                                  | 1 | X | X | X | Timer 2 interrupt occurrence enabled
                                                      (**TV1A** instruction)
  Interrupt enable flag INTE   "1"   All interrupts enabled (**EI** instruction)

↓

"**X**": it can be "0" or "1."

Fig. 2.3.5 CNTR input setting example

However, specify the pulse width input to CNTR pin. Refer to section "**2.3.4 Notes on use**" for the timer external input period condition.

① Disable Interrupts
  Timer 1 interrupt and INT interrupt are temporarily disabled.

  Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

  Interrupt control register V1 | × | 0 | × | 0 | Timer 1 interrupt occurrence disabled
                                  b3   b0   (**TV1A** instruction)
                                                        INT interrupt occurrence disabled

↓

② Initialize valid waveform
  INT pin is initialized.
  INT pin input disabled, Timer 1 control disabled.

  Interrupt control register I1 | 0 | × | × | 0 | INT pin input disabled (**TI1A** instruction)
                                  b3   b0   Timer 1 control disalbed

↓

③ Stop Timer Operation
  Timer 1 and prescaler are temporarily stopped.
  Dividing ratio of prescaler is selected.

  Timer control register W1 | 0 | 1 | 0 | 1 | Timer 1 stop (**TW1A** instruction)
                              b3   b0   Prescaler stop
                                                   Prescaler divided by 16 selected
                                                   Count start synchronous circuit selected

↓

④ Set Port
  P1$_3$/INT pin is set to INT input.

  Port P1$_3$ output latch | 1 | × | × | × | Input mode is set (**OP1A** instruction)
                             b3   b0

↓

⑤ Set Timer Value
  Timer 1 count time is set.

  Timer 1 reload register R1   "52$_{16}$"   Timer count value 82 set (**T1AB** instruction)

↓

⑥ Clear Interrupt Request
  Timer 1 interrupt activated condition is cleared.

  Timer 1 interrupt request flag T1F "0"   Timer 1 interrupt activated condition cleared
                                               (**SNZT1** instruction)

↓

(Note when the interrupt request is cleared
  When ⑥ is executed, considering the skip of the next instruction according to the
  interrupt request flag T1F, insert the **NOP** instruction after the **SNZT1** instruction.)

↓

⑦ Start Timer Operation
  Timer 1 and prescaler temporarily stopped are restarted.

  Timer control register W1 | 1 | 1 | 1 | 1 | Timer 1 operating (**TW1A** instruction)
                              b3   b0   Prescaler operating

↓

Continue to Figure 2.3.7 on the next page.

Fig. 2.3.6 Timer start by external input setting example (1)

Continued from Figure 2.3.6 on the preceding page.

⑧ Set Valid Waveform
Valid waveform of INT pin is selected.
INT pin input enabled, rising selected, Timer 1 control is enabled.

Interrupt control register I1 | b3 `1` `1` `0` `1` b0 | Rising edge detected (**TI1A** instruction)

⑨ Set Auto-stop circuit
Timer 1 count auto-stop is selected.

Interrupt control register W2 | b3 `✕` `1` `✕` `✕` b0 | Timer 1 count auto-stop selected (**TW2A** instruction)

⑩ Clear Interrupt Request
INT interrupt activated condition is cleared.

External 0 interrupt request flag EXF0   "0"   INT interrupt activated condition cleared (**SNZ0** instruction)

Note when the interrupt request is cleared
When ⑩ is executed, considering the skip of the next instruction according to the interrupt request flag EXF0, insert the **NOP** instruction after the **SNZ0** instruction.

⑪ Enable Interrupts
The timer 1 interrupt which is temporarily disabled is enabled.

Interrupt control register V1 | b3 `✕` `1` `✕` `✕` b0 | Timer 1 interrupt occurrence enabled (**TV1A** instruction)
Interrupt enable flag INTE   "1"   All interrupts enabled (**EI** instruction)

Timer start by external input

"✕": it can be "0" or "1."

Fig. 2.3.7 Timer start by external input setting example (2)

```
┌──────────────────────────────────────────────────────────────────────────┐
│  ┌─Main routine (every 20 ms)──────────────────────────────────────────┐   │
│  │  ┌──────────────────────────────────────────────────────────────┐   │   │
│  │  │ ① Reset Flag WDF1                                              │   │   │
│  │  │    Watchdog timer flag WDF1 is reset.      "0"    Watchdog timer flag WDF1 cleared │ │
│  │  │                                                   (WRST instruction)   │   │
│  │  └──────────────────────────────────────────────────────────────┘   │   │
│  │                                 ↓                                    │   │
│  │      ⎛ Note when the watchdog timer flag is cleared              ⎞   │   │
│  │      ⎜ When ① is executed, considering the skip of the next instruction according to the │
│  │      ⎝ watchdog timer flag WDF1, insert the NOP instruction after the WRST instruction. ⎠ │
│  │                                 ↓                                    │   │
│  │  ┌──────────────────────────────────────────────────────────────┐   │   │
│  │  │                    Main routine execution                      │   │   │
│  │  └──────────────────────────────────────────────────────────────┘   │   │
│  │                                 ↓                                    │   │
│  │                              Repeat                                  │   │
│  └──────────────────────────────────────────────────────────────────┘   │
│     Do not clear watchdog timer flag WDF1 in interrupt service routine.    │
│     Interrupt may be executed even if program run-away occurs.             │
│                                                                            │
│  ┌─When going to RAM back-up mode──────────────────────────────────────┐  │
│  │                          ⋮                                           │  │
│  │        WRST        ; WDF flag cleared                                │  │
│  │        NOP                                                           │  │
│  │        DI          ; Interrupt disabled                              │  │
│  │        EPOF        ; POF instruction enabled                         │  │
│  │        POF                                                           │  │
│  │        ↓                                                             │  │
│  │        Oscillation stop (RAM back-up mode)                           │  │
│  └──────────────────────────────────────────────────────────────────┘  │
│   In the RAM back-up mode, WEF, WDF1 and WDF2 flags are initialized. However, when WDF2 flag is set to "1", at the │
│   same time, system enters RAM back-up mode, microcomputer may be reset. When watchdog timer and RAM back-up │
│   mode are used, execute the WRST instruction before system enters the RAM back-up mode to initialize WDF1 flag. │
└──────────────────────────────────────────────────────────────────────────┘
```

Fig. 2.3.8 Watchdog timer setting example

2.3.4 Notes on use

(1) Prescaler
Stop the prescaler operation to change its frequency dividing ratio.

(2) Count source
Stop timer 1 or 2 counting to change its count source.

(3) Reading the count values
Stop timer 1 or 2 counting and then execute the **TAB1** or **TAB2** instruction to read its data.

(4) Writing to the timer
Stop timer 1 or 2 counting and then execute the **T1AB** or **T2AB** instruction to write its data.

(5) Writing to reload register R1
When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Timer 1 and timer 2 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).
Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.
When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.

Fig. 2.3.9   Timer count start timing and count time when operation starts (T1, T2)

(7) Watchdog timer
• The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
• The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(8) Pulse width input to CNTR pin
Table 2.3.5 shows the recommended operating condition of pulse width input to CNTR pin.

Table 2.3.5 Recommended operating condition of pulse width input to CNTR pin

Parameter	Condition	Rating value			Unit
		Min.	Typ.	Max.	
Timer external input period ("H" and "L" pulse width)	High-speed mode	$3/f(X_{IN})$			s
	Middle-speed mode	$6/f(X_{IN})$			
	Low-speed mode	$12/f(X_{IN})$			
	Default mode	$24/f(X_{IN})$			

2.4 A/D converter

The 4502 Group has a 4-channel A/D converter with the 10-bit successive comparison method.
This A/D converter can also be used as a comparator to compare analog voltages input from the analog input pin with preset values.
This section describes the related registers, application examples using the A/D converter and notes.

Figure 2.4.1 shows the A/D converter block diagram.

Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.
     2: Writing/reading data to the comparator register is possible only in the comparator mode ($Q13=1$).
        The value of the comparator register is retained even when the mode is switched to the A/D conversion mode ($Q13=0$) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 2.4.1 A/D converter structure

2.4.1 Related registers

(1) A/D control register Q1
A/D operation mode control bit and analog input pin selection bits are assigned to register Q1.
Set the contents of this register through register A with the **TQ1A** instruction. The **TAQ1** instruction can be used to transfer the contents of register Q1 to register A.
Table 2.4.1 shows the A/D control register Q1.

Table 2.4.1 A/D control register Q1

A/D control register Q1		at reset : 0000_2	at RAM back-up : state retained	R/W
$Q1_3$	A/D operation mode control bit	0	A/D conversion mode	
		1	Comparator mode	
$Q1_2$	Not used	0	This bit has no function, but read/write is enabled.	
		1		

		$Q1_1$	$Q1_0$	Selected pins
$Q1_1$		0	0	A_{IN0}
	Analog input pin selection bits	0	1	A_{IN1}
$Q1_0$		1	0	A_{IN2}
		1	1	A_{IN3}

Notes 1: "R" represents read enabled, and "W" represents write enabled.
      2: When A/D converter is used, $Q1_2$ is not used.

2.4.2 A/D converter application examples

(1) A/D conversion mode

Outline: Analog input signal from a sensor can be converted into digital values.
Specifications: Analog voltage values from a sensor is converted into digital values by using a 10-bit successive comparison method. Use the A_{IN0} pin for this analog input.

Figure 2.4.2 shows the A/D conversion mode setting example.

① Disable Interrupts
A/D interrupt is temporarily disabled.

Interrupt enable flag INTE   "0"   All interrupts disabled (**DI** instruction)

Interrupt control register V2 | b3 | | b0 |
                                | ✕ | 0 | ✕ | ✕ | A/D interrupt occurrence disabled
(**TV2A** instruction)

② Set A/D Converter
A/D conversion mode is selected to A/D operation mode.
Analog input pin AIN0 is selected.

A/D control register Q1 | b3 | | | b0 |
                          | 0 | ✕ | 0 | 0 | A/D conversion mode, AIN0 selected
(**TQ1A** instruction)

③ Clear Interrupt Request
A/D interrupt activated condition is cleared.
A/D conversion completion flag ADF "0"   A/D conversion interrupt activated condition cleared
(**SNZAD** instruction)

Note when the interrupt request is cleared
When ③ is executed, considering the skip of the next instruction according to the flag ADF, insert the **NOP** instruction after the **SNZAD** instruction.

When interrupt is not used   **When interrupt is used**

④ Set Interrupt
Interrupts except A/D conversion is enabled (**EI** instruction)

④ Set Interrupt
A/D conversion interrupt temporarily disabled is enabled.

Interrupt control register V2 | b3 | | b0 |
                                | ✕ | 1 | ✕ | ✕ | A/D interrupt occurrence enabled
(**TV2A** instruction)

Interrupt enable flag INTE   "1"   All interrupts enabled
(**EI** instruction)

⑤ Start A/D Conversion
A/D conversion operation is started (**ADST** instruction).

When interrupt is not used   **When interrupt is used**

⑥ Check A/D Interrupt Request
A/D conversion completion flag is checked (**SNZAD** instruciton)

⑥ A/D Conversion Interrupt Occur

⑦ Execute A/D Conversion
High-order 8 bits of register AD → Register A and register B (**TABAD** instruction)
Low-order 2 bits of register AD → High-order 2 bits of register A (**TALA** instruction)
"0" is set to low-order 2 bits of register A

When A/D conversion is executed by the same channel, ⑤ to ⑦ is repeated.
When A/D conversion is executed by the another channel, ① to ⑦ is repeated.

"**X**": it can be "0" or "1."

Fig. 2.4.2 A/D conversion mode setting example

2.4.3 Notes on use

(1) Note when the A/D conversion starts again
When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1
Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 µF to 1 µF) to analog input pins.
Figure 2.4.3 shows the analog input external circuit example-1.
When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.

Note: Apply the voltage within the specifications to an analog input pin.

Fig. 2.4.3 Analog input external circuit example-1

Fig. 2.4.4 Analog input external circuit example-2

(3) Notes for the use of A/D conversion 2
When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.
• Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode with bit 3 of register Q1 (refer to Figure 2.4.5①).
• The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag.
Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with bit 3 of register Q1 during operating the A/D converter.

Clear bit 2 of register V2 to "0".......①
↓
Change of the operating mode of the A/D converter
from the comparator mode to the A/D conversion mode
↓
Clear the ADF flag to "0" with the **SNZAD** instruction
↓
Execute the **NOP** instruction for the case when a skip is
performed with the **SNZAD** instruction

Fig. 2.4.5 A/D converter operating mode program example

(4) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when $P2_0/AIN_0$, $P2_1/AIN_1$, $P3_0/AIN_2$ and $P3_1/AIN_3$ are set to pins for analog input, they continue to function as P2 and P3 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 2.4.2 shows the recommended operating conditions when using A/D converter.

Table 2.4.2 Recommended operating conditions (when using A/D converter)

Parameter	Condition		Limits			Unit
			Min.	Typ.	Max.	
System clock frequency	V_{DD} = VRST to 5.5 V (high-speed mode)		0.1		4.4	
(at ceramic resonance or	V_{DD} = VRST to 5.5 V (middle-speed mode)		0.1		2.2	
RC oscillation) (**Note 2**)	V_{DD} = VRST to 5.5 V (low-speed mode)		0.1		1.1	
	V_{DD} = VRST to 5.5 V (default mode)		0.1		0.5	MHz
System clock frequency	V_{DD} = VRST to 5.5 V (high-speed mode)		0.1		3.2	
(ceramic resonance	V_{DD} = VRST to 5.5 V (middle-speed mode)	Duty	0.1		1.6	
selected, at external	V_{DD} = VRST to 5.5 V (low-speed mode)	40 % to 60 %	0.1		0.8	
clock input)	V_{DD} = VRST to 5.5 V (default mode)		0.1		0.4	

Notes 1: VRST: Detection voltage of voltage drop detection circuit.
    2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

2.5 Reset

System reset is performed by applying "L" level to the $\overline{\text{RESET}}$ pin for 1 machine cycle or more when the following conditions are satisfied:
● the value of supply voltage is the minimum value or more of the recommended operating conditions
● oscillation is stabilized.
Then when "H" level is applied to $\overline{\text{RESET}}$ pin, the software starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (On-chip oscillator (internal oscillator) clock is counted for 5359 times). Figure 2.5.2 shows the oscillation stabilizing time.

2.5.1 Reset circuit

The 4502 Group has the voltage drop detection circuit.

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 µs or less. If the rising time exceeds 100 µs, connect a capacitor between the $\overline{\text{RESET}}$ pin and VSS at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

Notes 1: - - - |◀ - - - This symbol represents a parasitic diode.
       2: Applied potential to $\overline{\text{RESET}}$ pin must be VDD or less.
       3: Keep the value of supply voltage to the minimum value or more of the recommended operating conditions.

Fig. 2.5.1 Structure of reset pin and its peripherals, and power-on reset operation

Note: Keep the value of supply voltage to the minimum value or more of the recommended operating conditions.

Fig. 2.5.2 Oscillation stabilizing time after system is released from reset

2.5.2 Internal state at reset

Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.5.3 are undefined, so that set them to initial values.

• Program counter (PC) .... `0 0 0 0 0 0 0 0 0 0 0 0 0 0`
  Address 0 in page 0 is set to program counter.
• Interrupt enable flag (INTE) .... `0` (Interrupt disabled)
• Power down flag (P) .... `0`
• External 0 interrupt request flag (EXF0) .... `0`
• Interrupt control register V1 .... `0 0 0 0` (Interrupt disabled)
• Interrupt control register V2 .... `0 0 0 0` (Interrupt disabled)
• Interrupt control register I1 .... `0 0 0 0`
• Timer 1 interrupt request flag (T1F) .... `0`
• Timer 2 interrupt request flag (T2F) .... `0`
• A/D conversion completion flag ADF .... `0`
• Watchdog timer flags (WDF1, WDF2) .... `0`
• Watchdog timer enable flag (WEF) .... `1`
• Timer control register W1 .... `0 0 0 0` (Prescaler, timer 1 stopped)
• Timer control register W2 .... `0 0 0 0` (Timer 2 stopped)
• Timer control register W6 .... `0 0 0 0`
• Clock control register MR .... `1 1 0 0`
• Key-on wakeup control register K0 .... `0 0 0 0`
• Key-on wakeup control register K1 .... `0 0 0 0`
• Key-on wakeup control register K2 .... `0 0 0 0`
• Pull-up control register PU0 .... `0 0 0 0`
• Pull-up control register PU1 .... `0 0 0 0`
• Pull-up control register PU2 .... `0 0 0 0`
• A/D control register Q1 .... `0 0 0 0`
• Carry flag (CY) .... `0`
• Register A .... `0 0 0 0`
• Register B .... `0 0 0 0`
• Register D .... `X X X`
• Register E .... `X X X X X X X X`
• Register X .... `0 0 0 0`
• Register Y .... `0 0 0 0`
• Register Z .... `X X`
• Stack pointer (SP) .... `1 1 1`
• Operation source clock .... On-chip oscillator (operation state)
• Ceramic resonator .... Operation state
• RC oscillation circuit .... Stop state

                                                                "X" represents undefined.

Fig. 2.5.3 Internal state at reset

2.5.3 Notes on use

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs, connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

2.6 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.6.1 shows the voltage drop detection circuit, and Figure 2.6.2 shows the operation waveform example of the voltage drop detection circuit.

Notes 1: In the RAM back-up mode by the **POF2** instruction,
the voltage drop detection circuit stops.
2: When the V_{DD} (supply voltage) is VRST (detection voltage) or less,
the voltage drop detection circuit reset signal is output.

Fig. 2.6.1 Voltage drop detection circuit

Notes 1: After system is released from reset, the on-chip oscillator (internal oscillator)
is selected as the operation clock of the microcomputer.
2: Refer to the voltage drop detection circuit characteristics in the electrical
characteristics for the rating value of VRST (detection voltage).
3: The VRST (detection voltage) does not include hysteresis.

Fig. 2.6.2 Voltage drop detection circuit operation waveform example

Note: Refer to section "**3.1 Electrical characteristics**" for the reset voltage of the voltage drop detection circuit.

2.7 RAM back-up

2.7.1 RAM back-up mode

The system enters RAM back-up mode when the **POF** or **POF2** instruction is executed after the **EPOF** instruction is executed. Table 2.7.1 shows the function and state retained at RAM back-up mode. Also, Table 2.7.2 shows the return source from this state.

(1) RAM back-up mode

As oscillation stops with RAM, the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

Table 2.7.1 Functions and states retained at RAM back-up mode

Function	RAM back-up	
	POF	**POF2**
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (**Note 2**)	✕	✕
Contents of RAM	O	O
Port level	(**Note 6**)	(**Note 6**)
Selected oscillation circuit	O	O
Timer control register W1	✕	✕
Timer control registers W2, W6	O	O
Clock control register MR	✕	✕
Interrupt control registers V1, V2	✕	✕
Interrupt control register I1	O	O
Timer 1 function	✕	✕
Timer 2 function	(**Note 3**)	(**Note 3**)
A/D function	✕	✕
Voltage drop detection circuit	O (**Note 5**)	✕
Pull-up control registers PU0–PU2	O	O
Key-on wakeup control registers K0–K2	O	O
A/D control register Q1	O	O
External 0 interrupt request flag (EXF0)	✕	✕
Timer 1 interrupt request flag (T1F)	✕	✕
Timer 2 interrupt request flag (T2F)	(**Note 3**)	(**Note 3**)
A/D conversion completion flag (ADF)	✕	✕
Watchdog timer flags (WDF1)	✕ (**Note 4**)	✕ (**Note 4**)
Watchdog timer enable flag (WEF)	✕	✕
16-bit timer (WDT)	✕ (**Note 4**)	✕ (**Note 4**)
Interrupt enable flag (INTE)	✕	✕

Notes 1: "O" represents that the function can be retained, and "✕" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

3: The state of the timer is undefined.

4: Initialize the watchdog timer flag WDF1 with the **WRST** instruction, and then execute the **POF or POF2** instruction.

5: The voltage drop detection circuit is operating at the RAM back-up state and sytem reset occurs when the voltage drop is detected.

6: As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained.
  As for the other ports, their output levels are retained at the RAM back-up.

Table 2.7.2 Return source and return condition

Return source		Return condition	Remarks
External wakeup signal	Port P0 Port P1 (**Note**) Port P2 Port D2/C Port D3/K	Return by an external "L" level input.	Key-on wakeup function can be selected with every one port. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
	Port P13/INT (**Note**)	Return by an external "H" level or "L" level input. The return level can be selected by register I12. When the return level is input, the EXF0 flag is not set.	Select the return level ("L" level or "H" level) with the bit 2 of register I1 according to the external state before going into the RAM back-up state.

Note: When the bit 3 (K13) of the key-on wakeup control register K1 is "0", the key-on wakeup ("H" level or "L" level) of INT pin is set. When the K13 is "1", the key-on wakeup ("L" level) of port P13 is set.

(2) Start condition identification

When system returns from both RAM back-up mode and reset, software is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

Table 2.7.3 Start condition identification

Return condition	P flag
External wakeup signal input	1
Reset	0

Fig. 2.7.1 Start condition identified example

2.7.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P0$_0$–P0$_3$.
Set the contents of this register through register A with the **TK0A** instruction.
The contents of register K0 is transferred to register A with the **TAK0** instruction.
Table 2.7.4 shows the key-on wakeup control register K0.

Table 2.7.4 Key-on wakeup control register K0

Key-on wakeup control register K0		at reset : 0000$_2$		at RAM back-up : state retained	R/W
K0$_3$	Port P0$_3$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K0$_2$	Port P0$_2$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K0$_1$	Port P0$_1$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K0$_0$	Port P0$_0$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P1$_0$–P1$_3$.
Set the contents of this register through register A with the **TK1A** instruction.
The contents of register K1 is transferred to register A with the **TAK1** instruction.
Table 2.7.5 shows the key-on wakeup control register K1.

Table 2.7.5 Key-on wakeup control register K1

Key-on wakeup control register K1		at reset : 0000$_2$		at RAM back-up : state retained	R/W
K1$_3$	Port P1$_3$/INT	0	P1$_3$ key-on wakeup invalid/INT pin key-on wakeup valid		
	key-on wakeup control bit	1	P1$_3$ key-on wakeup valid/INT pin key-on wakeup invalid		
K1$_2$	Port P1$_2$/CNTR	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K1$_1$	Port P1$_1$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K1$_0$	Port P1$_0$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

(3) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P2_0, P2_1, D$_2$/C and D$_3$/K.

Set the contents of this register through register A with the **TK2A** instruction.

The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.7.6 shows the key-on wakeup control register K2.

Table 2.7.6 Key-on wakeup control register K2

Key-on wakeup control register K2		at reset : 00000_2		at RAM back-up : state retained	R/W
K2$_3$	Port D$_3$/K	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K2$_2$	Port D$_2$/C	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K2$_1$	Port P2_1/A$_{IN1}$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		
K2$_0$	Port P2_0/A$_{IN0}$	0	Key-on wakeup invalid		
	key-on wakeup control bit	1	Key-on wakeup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

(4) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P0_0–P0_3 pull-up transistor.

Set the contents of this register through register A with the **TPU0A** instruction.

Table 2.7.7 shows the pull-up control register PU0.

Table 2.7.7 Pull-up control register PU0

Pull-up control register PU0		at reset : 00000_2		at RAM back-up : state retained	W
PU0$_3$	Port P0$_3$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
PU0$_2$	Port P0$_2$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
PU0$_1$	Port P0$_1$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		
PU0$_0$	Port P0$_0$	0	Pull-up transistor OFF		
	pull-up transistor control bit	1	Pull-up transistor ON		

Note: "W" represents write enabled.

(5) Pull-up control register PU1
Register PU1 controls the ON/OFF of the ports P1$_0$–P1$_3$ pull-up transistor.
Set the contents of this register through register A with the **TPU1A** instruction.
Table 2.7.8 shows the pull-up control register PU1.

Table 2.7.8 Pull-up control register PU1

Pull-up control register PU1		at reset : 0000$_2$	at RAM back-up : state retained	W
PU1$_3$	Port P1$_3$/INT	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU1$_2$	Port P1$_2$/CNTR	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU1$_1$	Port P1$_1$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU1$_0$	Port P1$_0$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	

Note: "W" represents write enabled.

(6) Pull-up control register PU2
Register PU2 controls the ON/OFF of the ports P2$_0$, P2$_1$, D$_2$/C and D$_3$/K pull-up transistor.
Set the contents of this register through register A with the **TPU2A** instruction.
Table 2.7.9 shows the pull-up control register PU2.

Table 2.7.9 Pull-up control register PU2

Pull-up control register PU2		at reset : 0000$_2$	at RAM back-up : state retained	W
PU2$_3$	Port D$_3$/K	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU2$_2$	Port D$_2$/C	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU2$_1$	Port P2$_1$/A$_{IN1}$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU2$_0$	Port P2$_0$/A$_{IN0}$	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	

Note: "W" represents write enabled.

(7) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the **TI1A** instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A.

Table 2.7.10 shows the interrupt control register I1.

Table 2.7.10 Interrupt control register I1

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W
$I1_3$	INT pin input control bit (**Note 2**)	0	INT pin input disabled		
		1	INT pin input enabled		
$I1_2$	Interrupt valid waveform for INT pin/return level selection bit (**Note 2**)	0	Falling waveform ("L" level of INT pin is recognized with the **SNZI0** instruction)/"L" level		
		1	Rising waveform ("H" level of INT pin is recognized with the **SNZI0** instruction)/"H" level		
$I1_1$	INT pin edge detection circuit control bit	0	One-sided edge detected		
		1	Both edges detected		
$I1_0$	INT pin timer 1 control enable bit	0	Disabled		
		1	Enabled		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

    2: When the contents of $I1_2$ and $I1_3$ are changed, the external interrupt request flag EXF0 may be set. Accordingly, after the one instruction is executed, clear EXF0 flag with the **SNZ0** instruction while the bit 0 ($V1_0$) of register V1 is "0". In this time, set the **NOP** instruction after the **SNZ0** instruction, for the case when a skip is performed with the **SNZ0** instruction.

2.7.3 Notes on use

(1) Key-on wakeup function
After setting ports (P0, P1, D2/C, D3/K, P20/AIN0 and P21/AIN1 specified with register K0–K2) which key-on wakeup function is valid to "H," execute the **POF** or **POF2** instruction.
If one of ports which key-on wakeup function is valid is in the "L" level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction
Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.
Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.
Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up
After system returns from RAM back-up, set the undefined registers and flags.
The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.
• Register Z (2 bits)
• Register X (4 bits)
• Register Y (4 bits)
• Register D (3 bits)
• Register E (8 bits)

(4) Watchdog timer
The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P13/INT pin
When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) External clock
When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

2.8 Oscillation circuit

The 4502 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The ceramic resonance and the RC oscillation can be used for the source clock.

After system is released from reset, the 4502 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

2.8.1 Oscillation circuit

(1) f(X$_{IN}$) clock generating circuit

The ceramic resonator or RC oscillation can be used for the source oscillation (f(X$_{IN}$)) of the MCU.

After system is released from reset, the 4502 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the **CMCK** instruction. When the RC oscillation is used, execute the **CRCK** instruction. The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the **CMCK** or the **CRCK** instruction is not executed in program, the 4502 Group operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(X$_{IN}$)) without using the ceramic resonator or the RC oscillator, connect X$_{IN}$ pin to V$_{SS}$ and leave X$_{OUT}$ pin open (Figure 2.8.2).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Fig. 2.8.1 Switch to ceramic resonance/RC oscillation

Fig. 2.8.2 Handling of X$_{IN}$ and X$_{OUT}$ when operating on-chip oscillator

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the **CMCK** instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 2.8.3).

As for the oscillation frequency, do not exceed the values shown in the Table 2.8.1.

Execute the **CMCK** instruction in program.

Note: Externally connect a damping resistor Rd depending on the oscillation frequency.
(A feedback resistor is built-in.)
Use the resonator manufacturer's recommended value because constants such as capacitance depend on the resonator.

Fig. 2.8.3 Ceramic resonator external circuit

Table 2.8.1 Maximum value of oscillation frequency and supply voltage

Supply voltage	(System clock)		Oscillation frequency
2.7 V (**Note**) to 5.5 V	(f(XIN))	High-speed mode	4.4 MHz
	(f(XIN)/2)	Middle-speed mode	
	(f(XIN)/4)	Low-speed mode	
	(f(XIN)/8)	Default mode	

Note: System is in the reset state when the value is under the detection voltage.

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the **CRCK** instruction (Figure 2.8.4).

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.

＊Execute the **CRCK** instruction in program.

Fig. 2.8.4 External RC oscillation circuit

2.8.2 Oscillation operation

System clock is supplied to CPU and peripheral device as the standard clock for the microcomputer operation. For the 4502 Group, the clock supplied from the on-chip oscillator (internal oscillator) or the ceramic resonance circuit, RC oscillation circuit is selected from the high-speed mode (f(XIN)), middle-speed mode (f(XIN)/2), low-speed mode (f(XIN)/4) or default mode (f(XIN)/8) with the register MR.

Figure 2.8.5 shows the structure of the clock control circuit.

Notes 1: System operates by the on-chip oscillator clock (f(RING)) until the **CMCK** or **CRCK** instruction
is executed after system is released from reset.
2: The wait time control circuit is used to generate the time required to stabilize the f(XIN) oscillation.
After the certain oscillation stabilizing wait time elapses, the program start signal is output.
This circuit operates when system is released from reset or returned from RAM back-up.

Fig. 2.8.5 Structure of clock control circuit

2.8.3 Notes on use

(1) Clock control
Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).
The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator
The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.
Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(3) External clock
When the external signal clock is used as the source oscillation (f(X_{IN})), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator
Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

CHAPTER 3

APPENDIX

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
V_{DD}	Supply voltage		−0.3 to 6.5	V
V_I	Input voltage P0, P1, P2, P3, D2/C, D3/K, $\overline{RESET}$, XIN		−0.3 to V_{DD}+0.3	V
V_I	Input voltage D0, D1, D4, D5		−0.3 to 13.0	V
V_I	Input voltage AIN0−AIN3		−0.3 to V_{DD}+0.3	V
V_O	Output voltage P0, P1, P2, P3, D2/C, D3/K, $\overline{RESET}$	Output transistors in cut-off state	−0.3 to V_{DD}+0.3	V
V_O	Output voltage D0, D1, D4, D5		−0.3 to 13.0	V
V_O	Output voltage XOUT		−0.3 to V_{DD}+0.3	V
P_d	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		−20 to 85	°C
Tstg	Storage temperature range		−40 to 125	°C

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions 1

(Ta = −20 °C to 85 °C, V_{DD} = 2.7 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions		Limits Min.	Limits Typ.	Limits Max.	Unit
V_{DD}	Supply voltage	High-speed mode Middle-speed mode Low-speed mode Default mode	f(X_{IN}) ≤ 4.4 MHz	2.7 (Note 1)		5.5	V
V_{RAM}	RAM back-up voltage	(at RAM back-up mode with the POF2 instruction)		1.8 (Note 2)			V
V_{SS}	Supply voltage				0		V
V_{IH}	"H" level input voltage	P0, P1, P2, P3, D2, D3, X_{IN}		0.8V_{DD}		V_{DD}	V
V_{IH}	"H" level input voltage	D0, D1, D4, D5		0.8V_{DD}		12	V
V_{IH}	"H" level input voltage	$\overline{RESET}$		0.85V_{DD}		V_{DD}	V
V_{IH}	"H" level input voltage	C, K	V_{DD} = 4.0 to 5.5 V	0.5V_{DD}		V_{DD}	V
V_{IH}	"H" level input voltage		V_{DD} = 2.7 to 5.5 V	0.7V_{DD}		V_{DD}	V
V_{IH}	"H" level input voltage	CNTR, INT		0.85V_{DD}		V_{DD}	V
V_{IL}	"L" level input voltage	P0, P1, P2, P3, D0–D5, X_{IN}		0		0.2V_{DD}	V
V_{IL}	"L" level input voltage	C, K		0		0.16V_{DD}	
V_{IL}	"L" level input voltage	$\overline{RESET}$		0		0.3V_{DD}	V
V_{IL}	"L" level input voltage	CNTR, INT		0		0.15V_{DD}	
$I_{OL(peak)}$	"L" level peak output current	P2, P3, $\overline{RESET}$	V_{DD} = 5.0 V			10	mA
$I_{OL(peak)}$	"L" level peak output current	D0, D1	V_{DD} = 5.0 V			40	mA
$I_{OL(peak)}$	"L" level peak output current	D2/C, D3/K, D4, D5	V_{DD} = 5.0 V			24	mA
$I_{OL(peak)}$	"L" level peak output current	P0, P1	V_{DD} = 5.0 V			24	mA
$I_{OL(avg)}$	"L" level average output current	P2, P3, $\overline{RESET}$ (Note 3)	V_{DD} = 5.0 V			5.0	mA
$I_{OL(avg)}$	"L" level average output current	D0, D1 (Note 3)	V_{DD} = 5.0 V			30	mA
$I_{OL(avg)}$	"L" level average output current	D2/C, D3/K, D4, D5 (Note 3)	V_{DD} = 5.0 V			15	mA
$I_{OL(avg)}$	"L" level average output current	P0, P1 (Note 3)	V_{DD} = 5.0 V			12	mA
$\Sigma I_{OL(avg)}$	"L" level total average current	P2, D, $\overline{RESET}$				80	mA
		P0, P1, P3				80	mA

Notes 1: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.
2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (system enters into the reset state when the value is VRST or less). In the RAM back-up mode with the POF2 instruction, the voltage drop detection circuit stops.
3: The average output current (I_{OH}, I_{OL}) is the average value during 100 ms.

Note: It shows the electrical characteristics range of detected voltage for voltage drop detection circuit.
System reset occurs when the supply voltage is under the detected voltage for voltage drop detection circuit.

Table 3.1.3 Recommended operating conditions 2

(Ta = −20 °C to 85 °C, V_{DD} = 2.7 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions		Limits			Unit
				Min.	Typ.	Max.	
f(X_{IN})	Oscillation frequency (with a ceramic resonator/ RC oscillation) (Note)	High-speed mode Middle-speed mode Low-speed mode Default mode				4.4	MHz
f(X_{IN})	Oscillation frequency (with a ceramic resonator selected, external clock input)	High-speed mode Middle-speed mode Low-speed mode Default mode				3.2	MHz
Δ f(X_{IN})	Oscillation frequency error (at RC oscillation, error value of exteranal R, C not included) Note: use 30 pF capacitor and vary external R	V_{DD} = 5.0 V ±10 %, Ta = 25 °C, −20 to 85 °C				±17	%
f(CNTR)	Timer external input frequency	High-speed mode				f(X_{IN})/6	Hz
		Middle-speed mode				f(X_{IN})/12	
		Low-speed mode				f(X_{IN})/24	
		Default mode				f(X_{IN})/48	
tw(CNTR)	Timer external input period ("H" and "L" pulse width)	High-speed mode		3/f(X_{IN})			s
		Middle-speed mode		6/f(X_{IN})			
		Low-speed mode		12/f(X_{IN})			
		Default mode		24/f(X_{IN})			
T_{PON}	Valid supply voltage rising time for power-on reset circuit	V_{DD} = 0 → 2.0 V				100	μs

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics (Ta = −20 °C to 85 °C, V_{DD} = 2.7 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
V_{OL}	"L" level output voltage P0, P1	V_{DD} = 5.0 V	I_{OL} = 12 mA			2.0	V
			I_{OL} = 4.0 mA			0.9	
V_{OL}	"L" level output voltage P2, P3, $\overline{RESET}$	V_{DD} = 5.0 V	I_{OL} = 5.0 mA			2.0	V
			I_{OL} = 1.0 mA			0.6	
V_{OL}	"L" level output voltage D0, D1	V_{DD} = 5.0 V	I_{OL} = 30 mA			2.0	V
			I_{OL} = 10 mA			0.9	
V_{OL}	"L" level output voltage D2/C, D3/K	V_{DD} = 5.0 V	I_{OL} = 15 mA			2.0	V
			I_{OL} = 5.0 mA			0.9	
V_{OL}	"L" level output voltage D4, D5	V_{DD} = 5.0 V	I_{OL} = 15 mA			2.0	V
			I_{OL} = 5.0 mA			0.9	
I_{IH}	"H" level input current P0, P1, P2, P3, D2/C, D3/K, $\overline{RESET}$	V_I = V_{DD}				1.0	μA
I_{IH}	"H" level input current D0, D1, D4, D5	V_I = 12 V				1.0	μA
I_{IL}	"L" level input current P0, P1, P2, P3	V_I = 0 V P0, P1, P2 No pull-up		−1.0			μA
I_{IL}	"L" level input current D0, D1, D2/C, D3/K, D4, D5	V_I = 0 V, D2/C, D3/K, No pull-up		−1.0			μA
I_{DD}	Supply current	at active mode (Notes 1, 2)	V_{DD} = 5.0 V f(X_{IN}) = 4.0 MHz	High-speed mode		1.7	5.0	mA
				Middle-speed mode		1.3	3.9	
				Low-speed mode		1.1	3.3	
				Default mode		1.0	3.0	
		at RAM back-up mode (POF instruction execution)	V_{DD} = 5.0 V			50	100	μA
		at RAM back-up mode (POF2 instruction execution)	Ta = 25 °C			0.1	1.0	μA
			V_{DD} = 5.0 V				10	
			V_{DD} = 3.0 V				6.0	
R_{PU}	Pull-up resistor value P0, P1, P2, D2/C, D3/K, $\overline{RESET}$	V_I = 0 V, V_{DD} = 5.0 V		30	60	150	kΩ
$V_{T+} - V_{T-}$	Hysteresis INT, CNTR	V_{DD} = 5.0 V			0.25		V
$V_{T+} - V_{T-}$	Hysteresis $\overline{RESET}$	V_{DD} = 5.0 V			1.2		V
f(RING)	On-chip oscillator clock frequency (Note 3)	V_{DD} = 5.0 V		1.0	2.0	3.0	MHz

Notes 1: The operation current of the voltage drop detection circuit is included.
    2: When the A/D converter is used, the A/D operation current (I_{ADD}) is included.
    3: When system operates by the on-chip oscillator, the system clock frequency is the on-chip oscillator clock divided by the dividing ratio selected with register MR.

3.1.4 A/D converter recommended operating conditions

Table 3.1.5 A/D converter recommended operating conditions

(Comparator mode included, Ta = −20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditions		Limits			Unit
				Min.	Typ.	Max.	
V_{DD}	Supply voltage	Ta = 25 °C		2.7 (Note)		5.5	V
		Ta = −20 °C to 85 °C		3.0		5.5	V
V_{IA}	Analog input voltage			0		V_{DD}+2LSB	V
$f(X_{IN})$	Oscillation frequency	V_{DD} = 2.7 to 5.5 V	High-speed mode	0.1			MHz
			Middle-speed mode	0.2			MHz
			Low-speed mode	0.4			MHz
			Default mode	0.8			MHz

Note: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

Table 3.1.6 A/D converter characteristcs

(Comparator mode included, Ta = −20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					10	bits
–	Linearity error	Ta = 25 °C, V_{DD} = 2.7 to 5.5 V				±2.0	LSB
		Ta = −25 °C to 85 °C, V_{DD} = 3.0 V to 5.5 V					
–	Differential non-linearity error	Ta = 25 °C, V_{DD} = 2.7 to 5.5 V				±0.9	LSB
		Ta = −25 °C to 85 °C, V_{DD} = 3.0 V to 5.5 V					
V_{0T}	Zero transition voltage	V_{DD} = 5.12 V		10	20	30	mV
V_{FST}	Full-scale transition voltage	V_{DD} = 5.12 V		5115	5125	5135	mV
I_{ADD}	A/D operating current (Note 1)	V_{DD} = 5.0 V	$f(X_{IN})$ = 0.4 MHz to 4.0 MHz		0.3	0.9	mA
T_{CONV}	A/D conversion time	$f(X_{IN})$ = 4.0 MHz	High-speed mode			46.5	μs
			Middle-speed mode			93.0	
			Low-speed mode			186	
			Default mode			372	
–	Comparator resolution	Comparator mode				8	bits
–	Comparator error (Note 2)	V_{DD} = 5.12 V				±20	mV
–	Comparator comparison time	$f(X_{IN})$ = 4.0 MHz	High-speed mode			6.0	μs
			Middle-speed mode			12	
			Low-speed mode			24	
			Default mode			48	

Notes 1: When the A/D converter is used, the I_{ADD} is included to I_{DD}.
   2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V_{ref} which is generated by the built-in DA converter can be obtained by the following formula.

Logic value of comparison voltage V_{ref}

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)

3.1.5 Voltage drop detection circuit characteristics

Table 3.1.7 Voltage drop detection circuit characteristics

(Ta = –20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
V_{RST}	Detection voltage (Note 1)			2.7		4.2	V
		Ta = 25 °C		3.3	3.5	3.7	
I_{RST}	Operation current of voltage drop detection circuit	RAM back-up mode (POF instruction execution) (Note 2)	V_{DD} = 5.0 V		50	100	μA

Notes 1: The detected voltage (V_{RST}) is defined as the voltage when reset occurs while the supply voltage (V_{DD}) is falling.
     2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (It stops in the RAM back-up with the POF2 instruction).

3.1.6 Basic timing diagram

Parameter	Pin name	Machine cycle	Mi	Mi+1
Clock	X_{IN} : high-speed mode (System clock = f(X_{IN}))			
	X_{IN} : middle-speed mode (System clock = f(X_{IN})/2)			
	X_{IN} : low-speed mode (System clock = f(X_{IN})/4)			
	X_{IN} : default mode (System clock = f(X_{IN})/8)			
Port D output	D_0, D_1, D_2/C, D_3/K, D_4, D_5			
Port D input	D_0, D_1, D_2/C, D_3/K, D_4, D_5			
Port P0, P1, P2, P3 output	$P0_0$–$P0_3$ $P1_0$–$P1_3$ $P2_0$, $P2_1$ $P3_0$, $P3_1$			
Port P0, P1, P2, P3 input	$P0_0$–$P0_3$ $P1_0$–$P1_3$ $P2_0$, $P2_1$ $P3_0$, $P3_1$			
Timer output	CNTR			
Timer input	CNTR			
Interrupt input	INT			

3.2 Typical characteristics

The data described below are characteristic examples for the 4502 Group.
Unless otherwise noted, the characteristics for Mask ROM version are shown here.
The data shown here are just characteristics examples and are not guaranteed.
For rated values, refer to "3.1 Electrical characteristics".

Standard characteristics are different between Mask ROM version and One Time PROM version, due to the difference in the manufacturing processes.
Even in the MCUs which have the same memory type, standard characteristics are different in each sample, too.

3.2.1 V_{DD}–I_{DD} characteristics

(1) V_{DD}–I_{DD} characteristics (Ta = 25 °C, f(X_{IN}) = 4 MHz, at ceramic resonance)

(2) V_{DD}–I_{DD} characteristics (Ta = 25 °C, f(X_{IN}) = 2 MHz, at ceramic resonance)

(3) V$_{DD}$–I$_{DD}$ characteristics (Ta = 25 °C, f(X$_{IN}$) = 1 MHz, at ceramic resonance)

(4) V$_{DD}$–I$_{DD}$ characteristics (Ta = 25 °C, f(X$_{IN}$) = 400 kHz, at ceramic resonance)

(5) R–I$_{DD}$ characteristics (Ta = 25 °C, at RC oscillation, V$_{DD}$ = 5 V, C = 33 pF)

(6) V$_{DD}$–I$_{DD}$ characteristics (Ta = 25 °C, on-chip oscillator)

(7) V_{DD}–I_{DD} characteristics (Ta = 25 °C, at RAM back-up)

3.2.2 Frequency characteristics

(1) On-chip oscillator frequency V$_{DD}$–f(RING) characteristics

(2) On-chip oscillator frequency Ta–f(RING) characteristics (V$_{DD}$ = 5.0 V)

(3) RC oscillation frequency (R-f(X_{IN})) characteristics (V_{DD} = 5.0 V, Ta = 25 °C, C = 33pF)

Resistor R [kΩ]

(4) RC oscillation frequency (Ta-f(X_{IN})) characteristics (V_{DD} = 5.0 V, C = 33pF)

Ta [°C]

3.2.3 V_{OL}–I_{OL} characteristics (V_{DD} = 5 V)

3.2.3 V_{OL}–I_{OL} characteristics (V_{DD} = 5 V)

(1) Ports P0, P1

(2) Ports P2, P3, $\overline{RESET}$ pin

(3) Ports D0, D1

(4) Ports D2/C, D3/K

(5) Ports D4, D5

3.2.4 Input threshold (V_{IH}–V_{IL}) characteristics (Ta = 25 °C)

(1) Ports P0–P3, D2, D3

(2) Ports D0, D1

(3) Ports D$_4$, D$_5$

(4) X$_{IN}$ pin

(5) Ports C, K

VDD [V]

(6) $\overline{\text{RESET}}$ pin

VDD [V]

(7) INT pin, CNTR pin

3.2.5 V$_{DD}$–R$_{PU}$ characteristics (Ports P0–P2, D$_2$/C, D$_3$/K, $\overline{RESET}$)

3.2.6 Analog input current characteristics pins VAIN–IAIN (VDD = 5 V, high-speed mode, Ta = 25 °C)

(1) f(XIN) = 4 MHz

(2) f(XIN) = 2 MHz

(3)   f(X$_{IN}$) = 1 MHz

(4)   f(X$_{IN}$) = 400 kHz

3.2.7 A/D converter operation current (V_{DD}–AI_{DD}) characteristics (Ta = 25 °C)

3.2.8 Voltage drop detection circuit characteristics

(1)   Detection voltage (Mask ROM version)

(2) Detection voltage (One Tim PROM version)

Ta [°C]

(3) Operation voltage (V_{DD}–I_{RST}) characteristics Ta = 25 °C

V_{DD} [V]

3.2.9 A/D converter typical characteristics

Fig. 3.2.1 A/D conversion characteristics data

Figure 3.2.1 shows the A/D accuracy measurement data.

(1) Non-linearity error .... This means a deviation from the ideal characteristics between V_0 to V_{1022} of actual A/D conversion characteristics. In Figure 3.2.1, it is (④−①)/1LSB.

(2) Differencial non-linearity error .... This means a deviation from the ideal characteristics between the input voltages V_0 to V_{1022} necessary to change the output data to "1." In Figure 3.2.1, this is ②/1LSB.

(3) Zero transition error .... This means a deviation from the ideal characteristics between the input voltages 0 to V_{DD} when the output data changes from "0" to "1." In Figure 3.2.1, this is the value of ①.

(4) Full-scale transition error .... This means a deviation from the ideal characteristics between the input voltages 0 to V_{DD} when the output data changes from "1022" to "1023." In Figure 3.2.1, this is the value of ④.

(5) Absolute accuracy .... This menas a deviation from the ideal characteristics between 0 to V_{DD} of actual A/D conversion characteristics. In Figure 3.2.1, this is the value of ERROR in each of ①, ③ and ④.

For the A/D converter characteristics, refer to the section 3.1 Electrical characteristics.

(1) V_{DD} = 5.12 V, X_{IN} = 4 MHz (high-speed mode), Ta = 25 °C

4502 Group

3.3 List of precautions

3.3.1 Program counter
Make sure that the PC$_H$ does not specify after the last page of the built-in ROM.

3.3.2 Stack registers (SK$_S$)
Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

3.3.3 Notes on I/O port

(1) Note when an I/O port is used as an input port
Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention
Connect an approximate 0.1 µF bypass capacitor directly to the V$_{SS}$ line and the V$_{DD}$ line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.
The CNV$_{SS}$ pin is also used as the V$_{PP}$ pin (programming voltage = 12.5 V) at the One Time PROM version.
Connect the CNV$_{SS}$/V$_{PP}$ pin to V$_{SS}$ through an approximate 5 kΩ resistor which is connected to the CNV$_{SS}$/V$_{PP}$ pin at the shortest distance.

(3) Note on multifunction
- The input/output of D$_2$, D$_3$, P1$_2$ and P1$_3$ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P1$_2$ can be used even when CNTR (output) is selected.
- The input/output of P2$_0$, P2$_1$, P3$_0$ and P3$_1$ can be used even when A$_{IN0}$, A$_{IN1}$, A$_{IN2}$ and A$_{IN3}$ are selected.

(4) Connection of unused pins
Table 3.3.1 shows the connections of unused pins.

(5) SD, RD instructions
When the **SD** and **RD** instructions are used, do not set "0110$_2$" or more to register Y.

(6) Analog input pins
When both analog input A$_{IN0}$–A$_{IN3}$ and I/O ports P2 and P3 function are used, note the following;
- Selection of analog input pins
Even when P2$_0$/A$_{IN0}$, P2$_1$/A$_{IN1}$, P3$_0$/A$_{IN2}$, P3$_1$/A$_{IN3}$ are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."
Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P1$_3$/INT pin
When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of port P1$_3$ is not used (register K1$_3$ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

Table 3.3.1 Connections of unused pins

Pin	Connection	Usage condition
X_{IN}	Connect to V_{SS}.	System operates by the on-chip oscillator. (Note 1)
X_{OUT}	Open.	System operates by the external clock. (The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator. (The RC oscillation is selected with the CRCK instruction.)
		System operates by the on-chip oscillator. (Note 1)
D_0, D_1	Open. (Output latch is set to "1.")	———————————
D_4, D_5	Open. (Output latch is set to "0.")	———————————
	Connect to V_{SS}.	———————————
D_2/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D_3/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
$P0_0$–$P0_3$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
$P1_0$, $P1_1$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
$P1_2/CNTR$	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
$P1_3/INT$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
$P2_0/A_{IN0}$	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
$P2_1/A_{IN1}$	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to V_{SS}.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
$P3_0/A_{IN2}$	Open. (Output latch is set to "1.")	———————————
$P3_1/A_{IN3}$	Open. (Output latch is set to "0.")	———————————
	Connect to V_{SS}.	———————————

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).
   2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
   3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state.
      Do not select the key-on wakeup function.
   4: When selecting the key-on wakeup function, select also the pull-up function.
   5: Clear the bit 3 ($I1_3$) of register I1 to "0" to disable to input to INT pin (after reset: $I1_3$ = "0")

(Note when connecting to V_{SS})
● Connect the unused pins to V_{SS} using the thickest wire at the shortest distance against noise.

3.3.4 Notes on interrupt

(1) Setting of INT interrupt valid waveform
Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.
Depending on the input state of $P1_3$/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control
Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.
Depending on the input state of $P1_3$/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts
Multiple interrupts cannot be used in the 4502 Group.

(4) Notes on interrupt processing
When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) $P1_3$/INT pin

Note [1] on bit 3 of register I1
When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the $P1_3$/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 3.3.1 ①) and then, change the bit 3 of register I1.
In addition, execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 3.3.1 ②).
Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.1 ③).

```
        ⋮
LA      4 ; (XXX0₂)
TV1A      ; The SNZ0 instruction is valid ..... ①
LA      8 ; (1XXX₂)
TI1A      ; Control of INT pin input is changed
NOP       ; ...................................... ②
SNZ0      ; The SNZ0 instruction is executed
            (EXF0 flag cleared)
NOP       ; ...................................... ③
        ⋮
        X : these bits are not used here.
```

Fig. 3.3.1 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P1$_3$ is not used (register K1$_3$ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 3.3.2 ①).

```
        ⋮
LA      0 ; (00XX₂)
TI1A      ; Input of INT disabled .................... ①
DI
EPOF
POF       ; RAM back-up
        ⋮
        X : these bits are not used here.
```

Fig. 3.3.2 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P1$_3$/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P1$_3$/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 3.3.3 ①) and then, change the bit 2 of register I1.
  In addition, execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 3.3.3 ②).
  Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.3 ③).

```
        ⋮
LA    4  ; (XXX0₂)
TV1A     ; The SNZ0 instruction is valid ..... ①
LA    12 ; (X1XX₂)
TI1A     ; Interrupt valid waveform is changed
NOP      ........................................................ ②
SNZ0     ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP      ........................................................ ③
        ⋮
        X : these bits are not used here.
```

Fig. 3.3.3 External 0 interrupt program example-3

(6) **Power down instruction**

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

3.3.5 Notes on timer

(1) Prescaler
Stop the prescaler operation to change its frequency dividing ratio.

(2) Count source
Stop timer 1 or 2 counting to change its count source.

(3) Reading the count values
Stop timer 1 or 2 counting and then execute the **TAB1** or **TAB2** instruction to read its data.

(4) Writing to the timer
Stop timer 1 or 2 counting and then execute the **T1AB** or **T2AB** instruction to write its data.

(5) Writing to reload register R1
When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Timer 1 and timer 2 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.
When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.

Fig. 3.3.4   Timer count start timing and count time when operation starts (T1, T2)

(7) Watchdog timer
• The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
• The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(8) Pulse width input to CNTR pin
Table 3.3.2 shows the recommended operating condition of pulse width input to CNTR pin.

Table 3.3.2 Recommended operating condition of pulse width input to CNTR pin

Parameter	Condition	Rating value			Unit
		Min.	Typ.	Max.	
Timer external input period ("H" and "L" pulse width)	High-speed mode	$3/f(X_{IN})$			s
	Middle-speed mode	$6/f(X_{IN})$			
	Low-speed mode	$12/f(X_{IN})$			
	Default mode	$24/f(X_{IN})$			

3.3.6 Notes on A/D conversion

(1) Note when the A/D conversion starts again

When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 µF to 1 µF) to analog input pins.

Figure 3.3.5 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.6. In addition, test the application products sufficiently.

Note: Apply the voltage within the specifications to an analog input pin.

Fig. 3.3.5 Analog input external circuit example-1

Fig. 3.3.6 Analog input external circuit example-2

(3) Notes for the use of A/D conversion 2

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

• Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode with bit 3 of register Q1 (refer to Figure 3.3.7①).

• The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag.

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with bit 3 of register Q1 during operating the A/D converter.

Clear bit 2 of register V2 to "0".......①
↓
Change of the operating mode of the A/D converter
from the comparator mode to the A/D conversion mode
↓
Clear the ADF flag to "0" with the **SNZAD** instruction
↓
Execute the **NOP** instruction for the case when a skip is
performed with the **SNZAD** instruction

Fig. 3.3.7 A/D converter operating mode program example

(4) A/D converter is used at the comparator mode
The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."
In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins
Even when $P2_0/A_{IN0}$, $P2_1/A_{IN1}$, $P3_0/A_{IN2}$ and $P3_1/A_{IN3}$ are set to pins for analog input, they continue to function as P2 and P3 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction
When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A/D converter
The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.
Table 3.3.3 shows the recommended operating conditions when using A/D converter.

Table 3.3.3 Recommended operating conditions (when using A/D converter)

Parameter	Condition		Limits			Unit
			Min.	Typ.	Max.	
System clock frequency (at ceramic resonance or RC oscillation) (**Note 2**)	V_{DD} = VRST to 5.5 V (high-speed mode)		0.1		4.4	MHz
	V_{DD} = VRST to 5.5 V (middle-speed mode)		0.1		2.2	
	V_{DD} = VRST to 5.5 V (low-speed mode)		0.1		1.1	
	V_{DD} = VRST to 5.5 V (default mode)		0.1		0.5	
System clock frequency (ceramic resonance selected, at external clock input)	V_{DD} = VRST to 5.5 V (high-speed mode)	Duty 40 % to 60 %	0.1		3.2	
	V_{DD} = VRST to 5.5 V (middle-speed mode)		0.1		1.6	
	V_{DD} = VRST to 5.5 V (low-speed mode)		0.1		0.8	
	V_{DD} = VRST to 5.5 V (default mode)		0.1		0.4	

Notes 1: VRST: Detection voltage of voltage drop detection circuit.
  2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.3.7 Notes on reset

(1) Register initial value
The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.
• Register Z (2 bits)
• Register D (3 bits)
• Register E (8 bits)

(2) Power-on reset
Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 µs or less. If the rising time exceeds 100 µs, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

3.3.8 Notes on RAM back-up

(1) **Key-on wakeup function**
   After setting ports (P0, P1, D_2/C, D_3/K, $P2_0$/A_{IN0} and $P2_1$/A_{IN1} specified with register K0–K2) which key-on wakeup function is valid to "H," execute the **POF** or **POF2** instruction.
   If one of ports which key-on wakeup function is valid is in the "L" level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) **POF instruction, POF2 instruction**
   Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.
   Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.
   Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) **Return from RAM back-up**
   After system returns from RAM back-up, set the undefined registers and flags.
   The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.
   • Register Z (2 bits)
   • Register X (4 bits)
   • Register Y (4 bits)
   • Register D (3 bits)
   • Register E (8 bits)

(4) **Watchdog timer**
   The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) **P1$_3$/INT pin**
   When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
   • When the key-on wakeup function of port P1$_3$ is not used (register K1$_3$ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) **External clock**
   When the external signal clock is used as the source oscillation (f(X_{IN})), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

3.3.9 Notes on oscillation control

(1) **Clock control**
Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in addres 0 in page 0 is recommended).
The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the on-chip oscillator stop.

(2) **On-chip oscillator**
The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.
Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(3) **External clock**
When the external signal clock is used as the source oscillation (f(X_{IN})), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) **Value of a part connected to an oscillator**
Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU
There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.
When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

3.3.11 Note on Power Source Voltage
When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

● **Reason**

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.

Fig. 3.4.1 Selection of packages

(2) Wiring for $\overline{\text{RESET}}$ input pin

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ input pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ input pin and the Vss pin with the shortest possible wiring.

● **Reason**

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overline{\text{RESET}}$ pin is required. If noise having a shorter pulse width than this is input to the $\overline{\text{RESET}}$ input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.

Fig. 3.4.2 Wiring for the $\overline{\text{RESET}}$ input pin

(3) Wiring for clock input/output pins
- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

Fig. 3.4.3 Wiring for clock I/O pins

● **Reason**
   If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(4) Wiring to CNVss pin
Connect the CNVss pin to the Vss pin with the shortest possible wiring.

● **Reason**
   The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.

Fig. 3.4.4 Wiring for CNVss pin

(5) Wiring to VPP pin of built-in PROM version
In the built-in PROM version of the 4502 Group, the CNVss pin is also used as the built-in PROM power supply input pin VPP.

● **When the VPP pin is also used as the CNVss pin**
Connect an approximately 5 kΩ resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 kΩ resistor is used in the Mask ROM version, the microcomputer operates correctly.

● **Reason**
The VPP pin of the built-in PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.

Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

3.4.2 Connection of bypass capacitor across Vss line and VDD line
Connect an approximately 0.1 μF bypass capacitor across the Vss line and the VDD line as follows:
• Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
• Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
• Use lines with a larger diameter than other signal lines for Vss line and VDD line.
• Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.


Fig. 3.4.6 Bypass capacitor across the Vss line and the VDD line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 kΩ resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

● **Reason**

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.

Note : The resistor is used for dividing resistance with a thermistor.

Fig. 3.4.7 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

● **Reason**

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.


Fig. 3.4.8 Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

● **Reason**

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.

Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.


Fig. 3.4.10 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>
• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>
• As for an input port, read data several times by a program for checking whether input levels are equal or not.
• As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
• Rewrite data to pull-up control registers at fixed periods.

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>
• Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$N+1 \geq$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
• Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
• Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
  If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>
• Decrements the SWDT contents by 1 at each interrupt processing.
• Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
• Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
  If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.


**Fig. 3.4.11 Watchdog timer by software**

3.5 Package outline

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SSOP24-5.3x10.1-0.80	PRSP0024GA-A	24P2Q-A	0.2g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Index mark

Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	10.0	10.1	10.2
E	5.2	5.3	5.4
A_2	——	1.8	——
A	——	——	2.1
A_1	0	0.1	0.2
b_p	0.3	0.35	0.45
c	0.18	0.2	0.25
θ	0°	——	8°
H_E	7.5	7.8	8.1
e	0.65	0.8	0.95
y	——	——	0.10
L	0.4	0.6	0.8

RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER
USER'S MANUAL
4502 Group

Publication Data : **Rev.1.00 Oct 09, 2002**
                      Rev.2.01 Feb 02, 2005

Published by :   **Sales Strategic Planning Div.**
                      Renesas Technology Corp.

4502 Group
User's Manual

RENESAS